




AXE5-GoldenEagle User Guide



Document Control

Document Version:	Version 1.6
Document Date:	07/02/2026
Document Author(s):	Steven Kravatsky, Erika Peter, Naji Naufel
Document Classification:	
Document Distribution:	This document is still under development. All specifications, procedures, and processes described in this document are subject to change without prior notice
Prior Version History:	1.0

Please read the legal disclaimer at the end of this document.

Table of Contents

1	AXE5-GoldenEagle Development Kit.....	6
1.1	About the Arrow AXE5-GoldenEagle Development Kit.....	6
1.2	Useful Links	6
1.3	Getting Help.....	7
1.4	Documentation Guidelines	7
2	Introduction to the AXE5-GoldenEagle Board	8
1.1	Layout and Components	8
2.1	Block Diagram	9
2.2	Board Features	9
2.3	Ordering Information.....	12
2.4	Box Contents	12
3	Development Board Setup	13
3.1	System Power.....	13
3.2	Board Configuration DIP Switch Settings	14
3.3	Board Status Elements	17
4	Connections and Peripherals of the AXE5-GoldenEagle Development Kit .	18
4.1	Clock Circuitry.....	18
4.2	I2C Structure.....	21
4.2.1	I2C Device Address Table.....	22
4.2.2	I2C pin connectivity	23
4.2.3	I2C MUX Channel Assignments.....	23
4.3	Peripherals Connected to the Agilex 5 SoC FPGA	24
4.3.1	Configuration	24
4.3.1.1	JTAG Chain Configuration	24
4.3.1.2	QSPI Configuration Flash Memory.....	25
4.3.2	Memory Interfaces	27
4.3.2.1	LPDDR4 memory	27
4.3.2.2	MicroSD Card	30
4.3.3	Data Communication Interfaces	31
4.3.3.1	10/100/1000 Ethernet PHY	31
4.3.3.2	SFP+ Interfaces.....	33
4.3.3.3	NVME	34
4.3.3.4	HDMI Transmitter	35
4.3.3.5	PCI Express Gen4.....	37
4.3.3.6	USB 3.1 Gen1	38
4.3.3.7	USB to UART Bridge	39

4.3.4	Expansion Connectors	40
4.3.4.1	FPGA Mezzanine Card Plus Interface (FMC+)	40
4.3.4.2	CRUVI High Speed Connectors	45
4.3.4.3	CRUVI Low-Speed Connectors	48
4.3.4.4	CRUVI GTX	49
4.3.4.5	PMOD	51
4.3.4.6	MIPI CSI-2	52
4.3.5	Miscellaneous Interfaces	53
4.3.5.1	User-Defined LEDs	54
4.3.5.2	User Buttons	55
4.3.5.3	User DIP Switches	56
4.4	Power Distribution System	57
4.4.1	Power Tree	57
4.4.2	Power Sequencing	59
4.4.3	Thermal Protection	60
5	Appendix	62
5.1	Revision History	62
5.2	Legal Disclaimer	62

Table of Figures

Figure 2-1 : AXE5-GoldenEagle Board (top view)	8
Figure 2-2 : AXE5-GoldenEagle Board (bottom view)	8
Figure 2-3 : AXE5-GoldenEagle Block Diagram	9
Figure 3-1 : Switch Locations.....	14
Figure 3-2 : Position of Indication LEDs	17
Figure 4-1 : Simplified Clock Connection Diagram	19
Figure 4-2 : I2C Structure Block Diagram	21
Figure 4-3 : JTAG Connections	25
Figure 4-4 : Configuration Flash Connections	26
Figure 4-5 : LPDDR4 Connections	27
Figure 4-6 : MicroSD Card Socket Connections.....	30
Figure 4-7 : Connections between the Agilex-5 and Ethernet PHYs.....	31
Figure 4-8 : SFP+ Connections	33
Figure 4-9 : HDMI Transmitter Connections	35
Figure 4-10 : PCIe Edge Connections	37
Figure 4-11 : USB Connection for Agilex-5 SoC FPGA.....	38
Figure 4-12 : FTDI Connection	39
Figure 4-13 : FMC+ Connections.....	40
Figure 4-14 : CRUVI-HS Connections	45
Figure 4-15 : CRUVI-LS Connections	49
Figure 4-16 : PMOD Connection.....	51
Figure 4-17 : MIPI D-PHY Connections	52
Figure 4-18 : LED Connections.....	54
Figure 4-19 : Push-Button Connections.....	56
Figure 4-20 : User DIP Switches.....	57
Figure 4-21 : Power Tree Structure	58
Figure 4-22 : Power Sequence	59
Figure 4-23 : Board Temperature Sensor Locations	60
Figure 4-24 : Cooling Solution	61

1 AXE5-GoldenEagle Development Kit

1.1 About the Arrow AXE5-GoldenEagle Development Kit

The AXE5-GoldenEagle Development Kit is a general-purpose, full-featured board in PCIe form factor delivering a development platform for evaluating the features of the Altera Agilex™ 5 SoC FPGA. It supports various connector interfaces for transceivers, FPGA, and Hard Processor System (HPS) workloads providing a complete design environment to speed up the development.

The evaluation board is based on Altera Agilex™ 5 E-Series group A SoC FPGA which provides power-efficient performance and smaller form factors for midrange FPGA applications. This series is manufactured using Altera 7 technology and offers advanced features such as a second-generation Altera® Hyperflex™ FPGA architecture, high-speed transceivers support up to 28.1 Gbps, PCIe 4.0, and a processor system consisting of dual Arm Cortex-A76 cores and dual Arm Cortex-A55 cores. The capabilities and cutting-edge functionality of Altera Agilex™ 5 are suitable for a broad range of applications that require high performance, lower power consumption, smaller form factor, and lower logic densities.

The AXE5-GoldenEagle board is equipped with HPS-enabled hardware features, LPDDR4 memory, 2 Time-Sensitive Networking (TSN) capable 10/100/1000 Mbps Ethernet ports, 2 ports SFP+ cage for up to 25 Gbps, PCIe 4.0 x4 edge connector, 4 ports USB 3.1 Gen1, FMC+ connector, HDMI 1.4, microSD card, flash memory, CRUVI GT, HS and LS interfaces, NVMe interface, MIPI CSI2 interfaces, and PMOD interface.

The AXE5-GoldenEagle Development Kit contains all the tools needed to use the board in conjunction with a computer that runs a 64-bit Linux or Microsoft Windows 10, Windows 11, or later operating system.

1.2 Useful Links

A set of useful links that can be used to get relevant information about the AXE5-GoldenEagle development kit or the Agilex 5 FPGA and FPGA SoC.

- [AXE5-GoldenEagle at Arrow Shop](#)
- [Altera Agilex 5 E-Series Webpage](#)
- [AXE5-GoldenEagle Wiki Page](#)

1.3 Getting Help

To get help for this development kit, contact us at fpga_support@arrow.com

1.4 Documentation Guidelines

The meaning of the icon in this User Guide as follow:



This icon signposts warnings and important items that must be taken care of and needs to be aware of when operating the AXE5-GoldenEagle Development Kit.

2 Introduction to the AXE5-GoldenEagle Board

1.1 Layout and Components

Figure 2-1 and Figure 2-2 show the top and the bottom view of the board. They depict the layout of the board and indicate the location of the various connectors and key components.




Figure 2-1 : AXE5-GoldenEagle Board (top view)




Figure 2-2 : AXE5-GoldenEagle Board (bottom view)

2.1 Block Diagram

Figure 2-3 represents the block diagram of the board. All the connections are established through the Agilex 5 SoC FPGA device to provide maximum flexibility for users. Users can configure the FPGA to implement any system design.




Figure 2-3 : AXE5-GoldenEagle Block Diagram

2.2 Board Features

The following features are available on the AXE5-GoldenEagle board:

System

FPGA Device:

- Altera Agilex™ 5 E-Series Group A SoC FPGA device:
 - A5ED065AB32AE1

Features of the SoC FPGAs on the AXE5-GoldenEagle Board:

Resources	Device
	A5ED065A
Logic Elements (kLE)	656
Logic core architecture:	Second generation Altera Hyperflex™ FPGA architecture
M20K Memory (Mb)	31.46

18x19 Multipliers	1,692
LVDS data rate	1.6 Gbps
MIPI D-PHY data rate	3.5 Gbps
Processor	Dual core Arm Cortex-A76 up to 1.8 GHz
Cache size	Shared: 2 MB L3 Cortex-A76: 64 KB L1, 256 KB L2
Transceiver data rate	28.1 Gbps
Process technology:	Intel 7
Package	1591-pin VPBGA

Board Management System:

- Power Monitor
- Temperature Monitor
- Fan Control
- Configurable Clock Source

FPGA Configuration and Debug

- Built-in USB Blaster III Programmer – JTAG mode
- QSPI Flash – AS x4 Configuration scheme
- Partial reconfiguration support
- Support for Configuration via Protocol (CvP) through the PCI Express interface

FPGA Fabric Side

Memory Devices

- 8 Gbit 1866 MHz LPDDR4, 32 bits
- 2 Gbit QSPI Flash memory
- 2x 2 kbit serial MAC-Address EEPROMs
- 128 kbit EEPROM

Communication and Connectivity

- VITA 57.4 FMC+ Connector with 8 serial transceivers (8 RX and 8 TX)
- PCIe Gen4 x4 Edge connector
- 2x SFP+ connectors with up to 25 Gbps data rate
- 10/100/1000 Mbps Ethernet with TSN support via RJ45 connector
- HDMI 1.4 Transmitter with HDMI connector
- 2x CRUVI HS Connectors with MIPI D-PHY v2.5 interface
- 1x CRUVI LS Connector
- 1x CRUVI-GT Connector
- 1x PMOD Connector

- 1x NVMe connector
- 2x MIPI CSI2 22-pin FPC Connectors

HPS Side

Memory Devices

- 8 Gbit 1866 MHz LPDDR4, 32 bits
- microSD Card socket

Communication and Connectivity

- 10/100/1000 Mbps Ethernet with TSN support via RJ45 connector
- 4x USB-A 3.2 Gen1 Connectors
- USB to UART Bridge via USB-C Connector

Others

Buttons and Indicators

- 4x user RGB LEDs
- 2x green user LEDs
- 3x board status LEDs
- 7x push buttons
- 3x 4POS DIP switches

Power

- 2x3 PCIe auxiliary power input connector (ATX) for PCIe add-in operation
- DC Jack (2.5mm) power input connector for standalone operation
- Recommended external supply voltage range: +12.0 V, 6.25 A (nominal)
- Recommended I/O signal voltage ranges¹:
 - FMC+ interface: 0 to +1.3 V¹
 - CRUVI HS interface: 0 to +1.3 V¹
 - CRUVI LS interface: 0 to +3.3 V

Mechanical

- PCIe standard form factor (full height, 3/4 length)
- 241.3 mm × 165.5 mm board size
- Air-cooled heatsink and optional fan

¹ These values represent maximums. The VCCIO voltages are adjustable via DIP switches, thus their actual values might vary depending on the exact configuration

2.3 Ordering Information

Development Kit Version	Ordering Code	Core Device Part Number
Production (v4)	AXE5-GoldenEagle	A5ED065AB32AE1S

2.4 Box Contents

The AXE5-GoldenEagle Development Kit includes the following hardware:

- AXE5-GoldenEagle development board
- 12VDC 40 W Power supply
- 1x USB-C cable
- Passive Heatsink + 4-wire Fan

Depending on the kit revision, additional components may need to be obtained. Please click on this [link](#) to review.

3 Development Board Setup

3.1 System Power

This development kit is designed to operate in two modes:

- **Standalone evaluation mode**

In standalone evaluation mode, the board must be powered by the provided power supply connected to the power barrel connector J29 of the board.

- **PCIe add-in card mode**

When operating the card as a PCIe endpoint in a PCIe-Compliant System, the board can be powered in two ways:

- **Powered by the PCIe slot:** when the board is inserted into a PCI Express slot on a motherboard, it can be sourced entirely from the host. It eliminates the need for additional external power connections, relying solely on the power supply provided by the PCIe slot.
- **ATX Power Supply:** insert the card into an available PCIe slot and connect a 2×3 pin PCIe power cable from the ATX Power Supply System to the power connector J27 of the board respectively. This power supply provides the entire power to the board without the need to obtain power from the PCIe slot. The J27 connector may not be populated on the board.

The power source selection occurs automatically on the AXE5-GoldenEagle board. The external power connections, J27 and J29, take precedence over the PCIe power source without the need for user intervention or manual switching.

For detailed information about the AXE5-GoldenEagle power system, see the [Power Distribution System](#) section.



Caution: Please note that the J27 and J29 input power supplies on the board are not electrically isolated from one another. It is crucial to operate the board using only one external power connection mode at a time. Using both simultaneously can result in unstable performance and may cause irreversible damage to the development kit, power supplies and even the surrounding environment.



Note: Before the AXE5-GoldenEagle board is powered through the PCIe slot, ensure that the host PCIe system is able to deliver a minimum of 75W on the 12V power rail. If this requirement is not met, the board should be powered using the ATX Power Supply System.

3.2 Board Configuration DIP Switch Settings

There are switches on the AXE5-GoldenEagle development kit that affect the basic functionality of the board. These switches offer the ability to modify configurations and peripheral access, and adjust circuit settings.

Before utilizing the kit, it is essential to review and verify the switch configurations. If it is necessary, configure them appropriately to align with the specific design requirements. The default setting is to have all switches in the low logic level position.




Figure 3-1 : Switch Locations

S7 DIP Switch Settings

Switch	Board Label	Function	Default Position
1	MSEL1	Configuration scheme setting - MSEL [2], MSEL [1] = [0,0] QSPI AS Fast mode - MSEL [2], MSEL [1] = [0,1] QSPI AS Normal mode - MSEL [2], MSEL [1] = [1,0] Not supported mode - MSEL [2], MSEL [1] = [1,1] JTAG only mode MSEL [0] is tied to V _{CC}	0
2	MSEL2		0
3	SDM_RESTORE	Direct to Factory input when RSU is used. - OFF: Load Application Image - ON: Load Factory Image	OFF
4	EE_WP	Write-Protect of EEPROM memory - ON: Read/Write operations are enabled - OFF: Only Read operations are enabled	OFF

S10 DIP Switch Settings

Switch	Board Label	Function	Default Position
1	CRUVI_VADJ_B	IO Voltage select for CRUVI-HS Interfaces - ON: VIO_CRUVI_B = 1.3V - OFF: VIO_CRUVI_B = 1.2V	OFF
2	CRUVI_VADJ_T	IO Voltage select for CRUVI-HS Interfaces - ON: VIO_CRUVI_T = 1.3V - OFF: VIO_CRUVI_T = 1.2V	OFF
3	I2C_EN	Enable I ² C communication from HPS with the System Control's components via I2C0 - ON: Disable - OFF: Enable	OFF
4	FMC_ADJ_SEL	IO Voltage select for FMC+ Interface - ON: FMC_ADJ = 1.3 V - OFF: FMC_ADJ = 1.2 V	OFF



Note: Without proper anti-static handling, you can damage the board.

3.3 Board Status Elements

The Arrow AXE5-GoldenEagle development kit has overall 6 user-controlled LEDs and 3 board-specific status LEDs that indicate the status of the board. The following figure shows the status LED areas of the board.




Figure 3-2 : Position of Indication LEDs

The following table defines the status LEDs. For user-controlled LED details, see [User-defined LEDs](#) section.

Board Reference	LED Name	Colour	Description
D12	CONF_DONE	Green	On when configuration data was loaded to Agilex 5 device without error
D13	CVP_CONFDONE	Green	On when Agilex 5 is fully configured via CvP initialization mode
D15	JTAG LED	RGB	Configurable pin of USB to UART bridge

4 Connections and Peripherals of the AXE5-GoldenEagle Development Kit

4.1 Clock Circuitry

On the AXE5-GoldenEagle board, the Altera Agilex 5 receives clock signals from multiple clock sources to ensure that the correct clock signal is directly available for different applications and interfaces.

The devkit contains two type of clock circuits:

- **On-Board Clock Circuits**

This includes constant value oscillators and a preprogrammed, user-programmable PLL*, that are integrated into the board and provide all local clock signals for the operation of the AXE5-GoldenEagle board including reference clocks for LPDDR4 memory interfaces, SFP+, FPGA SDM, fabric, and the HPS core.

**The programming of the PLL is not the focus of this document. For detailed information regarding Si5332A PLL programming, we recommend visiting the manufacturer's website, where datasheets and other related documents are available.*

- **Off-Board Clock I/Os**

The development board has optional input and output clocks which can be driven onto the board. These clock I/Os can be any preferred frequencies and different I/O standards according to the FPGA device's specification.

The clock system can be seen in Figure 4-1. For detailed clock connections, refer to the schematic.




Figure 4-1 : Simplified Clock Connection Diagram

On-Board Clock Inputs

Board Reference	FPGA Pin No.	Clock Freq. (MHz)	Description	I/O Std
FPGA_25M	PIN_BR102	25	25 MHz clock for SDM	1.8-V LVCMOS
FPGA_25M_CLK	PIN_A23	25	25 MHz clock for FPGA Fabric	3.3-V LVCMOS
HPS_OSC_CLK	PIN_T132	25	25 MHz clock for HPS	1.8-V LVCMOS
FMC_GT_CK0_P	PIN_AY16	156.25	FMC+ GT clocks	CML
FMC_GT_CK0_N	PIN_AY21			CML
FMC_GT_CK1_P	PIN_AT16	156.25	FMC+ GT clocks	CML
FMC_GT_CK1_N	PIN_AT21			CML
FMC_REFPL_CK_P	PIN_BR49	156.25	FMC+ reference clock for FPGA fabric	Adjustable*
FMC_REFPL_CK_N	PIN_BU49			
LPDDR4A_REFCK_P	PIN_M105	200	HPS LPDDR4 reference clock	1.1V True Differential Signaling
LPDDR4A_REFCK_N	PIN_K105			
CSIO_REFCK	PIN_BM71	25	MIPI CSIO Clock	1.1-V
CSI1_REFCK	PIN_V98	25	MIPI CSI1 Clock	1.1-V
LPDDR4B_REFCK_P	PIN_BW78	200	FPGA LPDDR4 reference clock	1.1V True Differential Signaling
LPDDR4B_REFCK_N	PIN_CA78			
PCIE_100M_CK_P	PIN_AY120	100	On board PCIe reference clock	CML
PCIE_100M_CK_N	PIN_AY115			
REFCLK_3B0_P	PIN_AC68	25	FPGA fabric reference clock	Adjustable**
REFCLK_3B0_N	PIN_AC72			
SFP_REFCLK_P	PIN_AT120	156.25	SFP+ reference clock	CML
SFP_REFCLK_N	PIN_AT115			
USB_REFCLK_P	PIN_AP120	100	USB 3.1 reference clock	CML
USB_REFCLK_N	PIN_AP115			

* "1.2V True Differential Signaling" or "1.3V True Differential Signaling". Depending on FMC_ADJ setting.

** "1.2V True Differential Signaling" or "1.3V True Differential Signaling". Depending on CRUVI_ADJ.

Note: For True Differential Signaling, Input Termination must be set to "differential".

Off-Board Clock I/Os

For detailed pinout information regarding off-board clock I/Os, please refer to the section associated with the respective connector.

4.2 I²C Structure

The I²C is a two-wire serial communication protocol that allows multiple devices to communicate with each other over a common bus.

The Altera Agilex 5 device uses the I²C for reading and writing to the various components on the board, adjusting clock frequencies, obtaining board status data or accessing EEPROM memory.




Figure 4-2 : I2C Structure Block Diagram

4.2.1 I²C Device Address Table

All I²C addresses are in 7-bit format.

Bus	Address	Device Part Number	Device Label	Device Name
MUX_I2C	0x74	TCA9544A	U15	I²C MUX
	0x08	FS1606	U64	DC to DC Converter
	0x09	FS1606	U47	DC to DC Converter
	0x10	FS1606	U48	DC to DC Converter
	0x11	FS1606	U50	DC to DC Converter
	0x12	FS1606	U65	DC to DC Converter
	0x13	FS1606	U31	DC to DC Converter
	0x14	FS1606	U28	DC to DC Converter
	0x15	FS1606	U46	DC to DC Converter
	-	MIPI CSI0	J14	MIPI CSI2 Connector
	-	MIPI CSI1	J16	MIPI CSI2 Connector
	-	-	J9	Pin Header
	0x70	TCA9544A	U57	I²C MUX
	-	-	J3	FMC+ Connector
	0x38	TFP410	U23	HDMI Transmitter
	0x50 ²	-	J30	SFPA+ Connector
	0x50 ³	-	J32	SFPB+ Connector
PWRMGT	0x10 (0x70)	FS1525	U20	DC to DC Converter
	0x11 (0x71)	FS1525	U29	DC to DC Converter
	-	-	J8	Pin Header
I2C0	0x50	24AA025E48	U5	MAC EEPROM
	0x51	24AA025E48	U6	MAC EEPROM
	0x54	24AA128	U11	EEPROM
	0x57	MAX31760	U19	Fan Control
	0x48	ADT75	U54	Temperature Sensor
	0x49	ADT75	U56	Temperature Sensor
	0x6A	SI5332A	U10	PLL
	-	-	J10	Pin Header
USB_HUB	0x2D	USB5734	U38	USB Hub
CY_SMB	-	-	J19	CRUVI HS Connector
CX_SMB	-	-	J21	CRUVI HS Connector

² Default SFP+ I²C address, it may differ depending on the exact device.

³ Default SFP+ I²C address, it may differ depending on the exact device.

4.2.2 I²C pin connectivity

The I²C bus is comprised of multiple interfaces which connect to various classes of components on the board.

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
I2C0_SDA	PIN_U134	Bidir	Serial Data Line of I2C0	1.8-V LVCMOS
I2C0_SCL	PIN_AL120	Bidir	Serial Clock Line of I2C0	1.8-V LVCMOS
PWRMGT_SDA	PIN_CF99	Bidir	Serial Data Line of PWRMGT	1.8-V LVCMOS
PWRMGT_SCL	PIN_CF109	Bidir	Serial Clock Line of PWRMGT	1.8-V LVCMOS
USB_HUB_SMCLK	PIN_B26	Bidir	Serial Clock Line of USB_HUB	3.3-V LVCMOS
USB_HUB_SMDAT	PIN_B23	Bidir	Serial Data Line of USB_HUB	3.3-V LVCMOS
CX_SMB_SCL	PIN_A11	Bidir	Serial Clock Line of CRUVI HSX	3.3-V LVCMOS
CX_SMB_SDA	PIN_B11	Bidir	Serial Data Line of CRUVI HSX	3.3-V LVCMOS
CX_SMB_ALERT	PIN_BR112	Bidir	Interrupt from CRUVI HSX	3.3-V LVCMOS
CY_SMB_SCL	PIN_CD134	Bidir	Serial Clock Line of CRUVI HSY	3.3-V LVCMOS
CY_SMB_SDA	PIN_CD135	Bidir	Serial Data Line of CRUVI HSY	3.3-V LVCMOS
CY_SMB_ALERT	PIN_CG134	Bidir	Interrupt from CRUVI HSY	3.3-V LVCMOS
MUX_I2C_SCL	PIN_D4	Bidir	Serial Clock Line of I2C0	1.8-V LVCMOS
MUX_I2C_SDA	PIN_F4	Bidir	Serial Data Line of I2C0	1.8-V LVCMOS
MUX_I2C_INT	PIN_K4	Bidir	Interrupt from I2C MUX	1.8-V LVCMOS

4.2.3 I²C MUX Channel Assignments

The I²C MUX devices are needed because some peripherals may have the same address and need to be separated.

To select a channel on a given TCA9544 MUX, do an I2C write to its address with the channel select value needed.

Channel	Channel Select	Device Label	I2C Address	Device Name
U15.SC0	0x04	-	Multiple	8x FS1606
U15.SC1	0x05	-	-	-
U15.SC2	0x06	J14	-	MIPI CSI0 Connector
U15.SC3	0x07	J16	-	MIPI CSI1 Connector
U57.SC0	0x04	J3	-	FMC+ Connector
U57.SC1	0x05	U23	0x38	HDMI Transmitter
U57.SC2	0x06	J30	0x50	SFPA+ Connector
U57.SC3	0x07	J32	0x50	SFPB+ Connector



Note: Please be advised that the I²C MUX addresses (0x70 and 0x71) are persistently present on MUX_I2C and on all I²C buses connected to them. Consequently, users are advised to avoid using this address assignment for any connected devices on MIPI CI0/CS1, FMC+, or SFP+ connectors.

4.3 Peripherals Connected to the Agilex 5 SoC FPGA

The Agilex 5 SoC FPGA connects to various peripherals for both the FPGA and HPS parts. The versatile peripheral integration offers a flexible platform and ensures efficient and seamless system operation with the SoC FPGA, resulting in faster and smoother development cycles.

4.3.1 Configuration

There are multiple types of configuration methods supported by AXE5-GoldenEagle:

- **JTAG Configuration:** configuration using JTAG ports. JTAG configuration scheme allows you to directly configure the device core through JTAG pins (TDI, TDO, TMS and TCK pins). The Quartus Prime software automatically generates a .sof that can be downloaded to the Agilex 5 with a download cable through the Quartus Prime Programmer. The AXE5-GoldenEagle board uses an integrated Arrow USB Programmer2 to perform configuration of the FPGA for JTAG configuration.
- **Active Serial Configuration from QSPI flash:** configuration using external flash. Before configuration, you need to program the configuration data .jic into the configuration flash memory which provides non-volatile storage for the bit stream. The information is retained within flash memory even if the AXE5-GoldenEagle is turned off. When the board is powered on, the configuration data in the flash memory is automatically loaded into the Agilex 5 FPGA.
- **Configuration via Protocol through PCI Express:** it is an advanced and powerful method for FPGA configuration. This configuration scheme leverages the high-speed PCIe interface to efficiently update the configuration bitstream of the FPGA, offering seamless adaptability in real-time applications.

4.3.1.1 JTAG Chain Configuration

The JTAG Chain Configuration is controlled by an on-board Altera USB Blaster III interface over a USB-C connector (J5).

The JTAG interface offers 2 additional UARTs, which show up as COM ports on a Windows environment. The DBG UART connects to the FPGA fabric, where the UART0 connects to the HPS.

The following diagram illustrates its connection.




Figure 4-3 : JTAG Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
JTAG_TCK	PIN_CA109	Input	Test Interface Clock	1.8-V
JTAG_TDI	PIN_BW112	Input	Test Data In	1.8-V
JTAG_TDO	PIN_BW109	Output	Test Data Out	1.8-V
JTAG_TMS	PIN_CA112	Input	Test Mode Select	1.8-V
UART0_TX	PIN_W134	Output	HPS UART TX	1.8-V
UART0_RX	PIN_AK115	Input	HPS UART RX	1.8-V
DBG_TXD	PIN_BK22	Output	Fabric UART TX	1.8-V LVCMOS
DBG_RXD	PIN_CH4	Input	Fabric UART RX	1.8-V LVCMOS

4.3.1.2 QSPI Configuration Flash Memory

The AXE5-GoldenEagle board is integrated with a 1 Gbit of QSPI flash memory that can be used for user data and programming non-volatile storage. The configuration bitstream is downloaded into the configuration device which automatically loads the configuration data into the Agilex 5 when the board is powered on. The Secure Device Manager (SDM) in Agilex 5 SoC FPGA is responsible for the entire AS mode process and interface.

Device memory capacity not consumed storing configuration data can be used as general-purpose non-volatile memory, which with its operation of up to 166 MHz is perfect for program and data storage. Several interfaces available with Nios V embedded processors allow you to access the serial configuration device as a memory module connected to your embedded system.




Figure 4-4 : Configuration Flash Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
AS_NCS_MSEL0	PIN_CF112	Output	Dual purpose I/O, MSEL[0] during power-up, Chip Select after determining the configuration scheme	1.8-V
AS_CLK	PIN_BK99	Output	Clock	1.8-V
AS_DATA0	PIN_BH99	Bidir	Data [0]	1.8-V
AS_DATA1	PIN_BK102	Bidir	Data [1]	1.8-V
AS_DATA2	PIN_CH99	Bidir	Data [2]	1.8-V
AS_DATA3	PIN_CF102	Bidir	Data [3]	1.8-V

4.3.2 Memory Interfaces

The AXE5-GoldenEagle development board supports an array of volatile and non-volatile interface options. From high-speed DDR memory to large-capacity flash memory, it provides adaptable solutions in various applications by addressing a broad spectrum of memory integration.

4.3.2.1 LPDDR4 memory

The AXE5-GoldenEagle board supports single-chip LPDDR4 with 8 Gbit density, operating at a speed of 2133 MHz, for both the FPGA and the HPS parts. Below are the connections and pinning of the LPDDR4 used in the AXE5-GoldenEagle.



Figure 4-5 : LPDDR4 Connections

LPDDR4 (A) – HPS Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
LPDDR4A_REFCK_P	PIN_M105	Input	200MHz reference clock	1.1V True Differential Signaling
LPDDR4A_REFCK_N	PIN_K105			
LPDDR4A_OCT_RZQIN	PIN_AK111	Input	Termination Resistor	1.1-V LVSTL
LPDDR4A_CK_P	PIN_AK107	Output	Differential clock	1.1-V LVSTL
LPDDR4A_CK_N	PIN_AK104			
LPDDR4A_CKE0	PIN_V108	Output	Clock enable	1.1-V LVSTL
LPDDR4A_CKE1	PIN_T108	Output	Clock enable	1.1-V LVSTL
LPDDR4A_CS0_N	PIN_T105	Output	Chip select	1.1-V LVSTL
LPDDR4A_CS1_N	PIN_P105	Output	Chip select	1.1-V LVSTL
LPDDR4A_RST	PIN_AG111	Output	Reset	1.1-V LVSTL
LPDDR4A_CA0	PIN_T114	Output	Command/Address	1.1-V LVSTL
LPDDR4A_CA1	PIN_P114	Output	Command/Address	1.1-V LVSTL
LPDDR4A_CA2	PIN_V117	Output	Command/Address	1.1-V LVSTL
LPDDR4A_CA3	PIN_T117	Output	Command/Address	1.1-V LVSTL
LPDDR4A_CA4	PIN_M114	Output	Command/Address	1.1-V LVSTL
LPDDR4A_CA5	PIN_K114	Output	Command/Address	1.1-V LVSTL
LPDDR4A_DQ0	PIN_B128	Bidir	Data [0]	1.1-V LVSTL
LPDDR4A_DQ1	PIN_A128	Bidir	Data [1]	1.1-V LVSTL
LPDDR4A_DQ2	PIN_B130	Bidir	Data [2]	1.1-V LVSTL
LPDDR4A_DQ3	PIN_A130	Bidir	Data [3]	1.1-V LVSTL

LPDDR4A_DQ4	PIN_B116	Bidir	Data [4]	1.1-V LVSTL
LPDDR4A_DQ5	PIN_A116	Bidir	Data [5]	1.1-V LVSTL
LPDDR4A_DQ6	PIN_B113	Bidir	Data [6]	1.1-V LVSTL
LPDDR4A_DQ7	PIN_A113	Bidir	Data [7]	1.1-V LVSTL
LPDDR4A_DQ8	PIN_F117	Bidir	Data [8]	1.1-V LVSTL
LPDDR4A_DQ9	PIN_H117	Bidir	Data [9]	1.1-V LVSTL
LPDDR4A_DQ10	PIN_K117	Bidir	Data [10]	1.1-V LVSTL
LPDDR4A_DQ11	PIN_M117	Bidir	Data [11]	1.1-V LVSTL
LPDDR4A_DQ12	PIN_H108	Bidir	Data [12]	1.1-V LVSTL
LPDDR4A_DQ13	PIN_F108	Bidir	Data [13]	1.1-V LVSTL
LPDDR4A_DQ14	PIN_M108	Bidir	Data [14]	1.1-V LVSTL
LPDDR4A_DQ15	PIN_K108	Bidir	Data [15]	1.1-V LVSTL
LPDDR4A_DQ16	PIN_H98	Bidir	Data [16]	1.1-V LVSTL
LPDDR4A_DQ17	PIN_F98	Bidir	Data [17]	1.1-V LVSTL
LPDDR4A_DQ18	PIN_M98	Bidir	Data [18]	1.1-V LVSTL
LPDDR4A_DQ19	PIN_K98	Bidir	Data [19]	1.1-V LVSTL
LPDDR4A_DQ20	PIN_K87	Bidir	Data [20]	1.1-V LVSTL
LPDDR4A_DQ21	PIN_M87	Bidir	Data [21]	1.1-V LVSTL
LPDDR4A_DQ22	PIN_F84	Bidir	Data [22]	1.1-V LVSTL
LPDDR4A_DQ23	PIN_D84	Bidir	Data [23]	1.1-V LVSTL
LPDDR4A_DQ24	PIN_A106	Bidir	Data [24]	1.1-V LVSTL
LPDDR4A_DQ25	PIN_B103	Bidir	Data [25]	1.1-V LVSTL
LPDDR4A_DQ26	PIN_B106	Bidir	Data [26]	1.1-V LVSTL
LPDDR4A_DQ27	PIN_A110	Bidir	Data [27]	1.1-V LVSTL
LPDDR4A_DQ28	PIN_B81	Bidir	Data [28]	1.1-V LVSTL
LPDDR4A_DQ29	PIN_A94	Bidir	Data [29]	
LPDDR4A_DQ30	PIN_B88	Bidir	Data [30]	1.1-V LVSTL
LPDDR4A_DQ31	PIN_A91	Bidir	Data [31]	1.1-V LVSTL
LPDDR4A_DQSA0_P	PIN_B122	Bidir	Data strobe	Differential 1.1-V LVSTL
LPDDR4A_DQSA0_N	PIN_A125			
LPDDR4A_DQSA1_P	PIN_F114	Bidir	Data strobe	Differential 1.1-V LVSTL
LPDDR4A_DQSA1_N	PIN_D114			
LPDDR4A_DQSB0_P	PIN_F95	Bidir	Data strobe	Differential 1.1-V LVSTL
LPDDR4A_DQSB0_N	PIN_D95			
LPDDR4A_DQSB1_P	PIN_A101	Bidir	Data strobe	Differential 1.1-V LVSTL
LPDDR4A_DQSB1_N	PIN_B101			
LPDDR4A_DMA0	PIN_B119	Bidir	Data mask/Data bus inversion	1.1-V LVSTL
LPDDR4A_DMA1	PIN_F105	Bidir	Data mask/Data bus inversion	1.1-V LVSTL
LPDDR4A_DMB0	PIN_H87	Bidir	Data mask/Data bus inversion	1.1-V LVSTL
LPDDR4A_DMB1	PIN_B97	Bidir	Data mask/Data bus inversion	1.1-V LVSTL

LPDDR4 (B) – HPS Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
LPDDR4B_REFCK_P	PIN_BW78	Input	200MHz reference clock	1.1V True Differential Signaling
LPDDR4B_REFCK_N	PIN_CA78			
LPDDR4B_OCT_RZQIN	PIN_BH80	Input	Termination Resistor	1.1-V LVSTL
LPDDR4B_CK_P	PIN_BM81	Output	Differential clock	1.1-V LVSTL
LPDDR4B_CK_N	PIN_BP81			
LPDDR4B_CKE0	PIN_BR81	Output	Clock enable	1.1-V LVSTL
LPDDR4B_CKE1	PIN_BU81	Output	Clock enable	1.1-V LVSTL
LPDDR4B_CS0_N	PIN_BR78	Output	Chip select	1.1-V LVSTL
LPDDR4B_CS1_N	PIN_BU78	Output	Chip select	1.1-V LVSTL
LPDDR4B_RST	PIN_BH92	Output	Reset	1.1-V LVSTL
LPDDR4B_CA0	PIN_BR89	Output	Command/Address	1.1-V LVSTL
LPDDR4B_CA1	PIN_BU89	Output	Command/Address	1.1-V LVSTL
LPDDR4B_CA2	PIN_BR92	Output	Command/Address	1.1-V LVSTL
LPDDR4B_CA3	PIN_BU92	Output	Command/Address	1.1-V LVSTL
LPDDR4B_CA4	PIN_BW89	Output	Command/Address	1.1-V LVSTL
LPDDR4B_CA5	PIN_CA89	Output	Command/Address	1.1-V LVSTL
LPDDR4B_DQ0	PIN_CL91	Bidir	Data [0]	1.1-V LVSTL
LPDDR4B_DQ1	PIN_CK94	Bidir	Data [1]	1.1-V LVSTL
LPDDR4B_DQ2	PIN_CK97	Bidir	Data [2]	1.1-V LVSTL
LPDDR4B_DQ3	PIN_CL97	Bidir	Data [3]	1.1-V LVSTL
LPDDR4B_DQ4	PIN_CK80	Bidir	Data [4]	1.1-V LVSTL
LPDDR4B_DQ5	PIN_CL82	Bidir	Data [5]	1.1-V LVSTL
LPDDR4B_DQ6	PIN_CK76	Bidir	Data [6]	1.1-V LVSTL
LPDDR4B_DQ7	PIN_CL76	Bidir	Data [7]	1.1-V LVSTL
LPDDR4B_DQ8	PIN_CC92	Bidir	Data [8]	1.1-V LVSTL
LPDDR4B_DQ9	PIN_CA92	Bidir	Data [9]	1.1-V LVSTL
LPDDR4B_DQ10	PIN_CF92	Bidir	Data [10]	1.1-V LVSTL
LPDDR4B_DQ11	PIN_CH92	Bidir	Data [11]	1.1-V LVSTL
LPDDR4B_DQ12	PIN_CA81	Bidir	Data [12]	1.1-V LVSTL
LPDDR4B_DQ13	PIN_CC81	Bidir	Data [13]	1.1-V LVSTL
LPDDR4B_DQ14	PIN_CH78	Bidir	Data [14]	1.1-V LVSTL
LPDDR4B_DQ15	PIN_CF78	Bidir	Data [15]	1.1-V LVSTL
LPDDR4B_DQ16	PIN_BR69	Bidir	Data [16]	1.1-V LVSTL
LPDDR4B_DQ17	PIN_BU69	Bidir	Data [17]	1.1-V LVSTL
LPDDR4B_DQ18	PIN_BR71	Bidir	Data [18]	1.1-V LVSTL
LPDDR4B_DQ19	PIN_BU71	Bidir	Data [19]	1.1-V LVSTL
LPDDR4B_DQ20	PIN_BU59	Bidir	Data [20]	1.1-V LVSTL
LPDDR4B_DQ21	PIN_BR59	Bidir	Data [21]	1.1-V LVSTL
LPDDR4B_DQ22	PIN_BW59	Bidir	Data [22]	1.1-V LVSTL

LPDDR4B_DQ23	PIN_CA59	Bidir	Data [23]	1.1-V LVSTL
LPDDR4B_DQ24	PIN_CF71	Bidir	Data [24]	1.1-V LVSTL
LPDDR4B_DQ25	PIN_CH71	Bidir	Data [25]	1.1-V LVSTL
LPDDR4B_DQ26	PIN_CC71	Bidir	Data [26]	1.1-V LVSTL
LPDDR4B_DQ27	PIN_CA71	Bidir	Data [27]	1.1-V LVSTL
LPDDR4B_DQ28	PIN_CF62	Bidir	Data [28]	1.1-V LVSTL
LPDDR4B_DQ29	PIN_CH62	Bidir	Data [29]	1.1-V LVSTL
LPDDR4B_DQ30	PIN_CF59	Bidir	Data [30]	1.1-V LVSTL
LPDDR4B_DQ31	PIN_CH59	Bidir	Data [31]	1.1-V LVSTL
LPDDR4B_DQSA0_P	PIN_CL88	Bidir	Data strobe	Differential 1.1-V LVSTL
LPDDR4B_DQSA0_N	PIN_CK88			
LPDDR4B_DQSA1_P	PIN_CH89	Bidir	Data strobe	Differential 1.1-V LVSTL
LPDDR4B_DQSA1_N	PIN_CF89			
LPDDR4B_DQSB0_P	PIN_BW69	Bidir	Data strobe	Differential 1.1-V LVSTL
LPDDR4B_DQSB0_N	PIN_CA69			
LPDDR4B_DQSB1_P	PIN_CH69	Bidir	Data strobe	Differential 1.1-V LVSTL
LPDDR4B_DQSB1_N	PIN_CF69			
LPDDR4B_DMA0	PIN_CK85	Bidir	Data mask/Data bus inversion	1.1-V LVSTL
LPDDR4B_DMA1	PIN_CF81	Bidir	Data mask/Data bus inversion	1.1-V LVSTL
LPDDR4B_DMB0	PIN_BU62	Bidir	Data mask/Data bus inversion	1.1-V LVSTL
LPDDR4B_DMB1	PIN_CA62	Bidir	Data mask/Data bus inversion	1.1-V LVSTL

4.3.2.2 MicroSD Card

The AXE5-GoldenEagle board features a microSD card interface with x4 data lanes, primarily designed to function as an external storage solution for the HPS. The SD card can also be utilized for booting purposes, allowing for firmware execution directly from the card. Additionally, the SD card socket is equipped with a Card Detect pin, facilitating automatic detection of card insertion or removal, enhancing system responsiveness and user convenience.




Figure 4-6 : MicroSD Card Socket Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
SD_DAT0	PIN_E135	Bidir	Data line [0]	1.8-V
SD_DAT1	PIN_F132	Bidir	Data line [1]	1.8-V
SD_DAT2	PIN_AA135	Bidir	Data line [2]	1.8-V
SD_DAT3	PIN_V127	Bidir	Data line [3]	1.8-V
SD_CMD	PIN_AB132	Bidir	Command line	1.8-V
SD_CLK	PIN_D132	Output	SD Clock	1.8-V
SD_VSEL_1V8	PIN_P124	Output	SDIO_VCCB Select 1.8V/3.3V	1.8-V

The SD Card controller can operate in SDR25 but the SDIO_VCCB needs to be set to 1.8V. By default, the SDIO_VCCB is at 3.3V. The SD_VSEL_1V8 HPS GPIO pin gives the user the ability to control voltage levels at the SD Card.

4.3.3 Data Communication Interfaces

The AXE5-GoldenEagle development board offers various data communication interfaces, including Ethernet, SFP+, USB 3.1, HDMI, and PCIe, ensuring high-level integration in an extensive range of applications. From high-speed data transfer with Ethernet and PCIe to multimedia capabilities with HDMI, this board provides adaptable solutions tailored to diverse requirements.

4.3.3.1 10/100/1000 Ethernet PHY

The development kit is equipped with two independent, standard RJ45-connected Gigabit Ethernet ports using an external Analog Devices ADIN1300 PHY chip and HPS Ethernet MAC function with integrated Time-Sensitive Networking support. The ADIN1300 chip is a low-power Ethernet transceiver with low latency primarily designed for industrial Ethernet applications.

The MAC-to-PHY interface is configured to an RGMII interface connections with MDIO interface as management.




Figure 4-7 : Connections between the Agilex-5 and Ethernet PHYs

Ethernet PHY connected to the HPS

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
ETH_MDIO	PIN_T127	Bidir	Management Data	1.8-V
ETH_MDC	PIN_Y132	Output	Management Clock	1.8-V
ETH_TXCK	PIN_M127	Output	Transmit Clock	1.8-V
ETH_TXCTL	PIN_K127	Output	Transmit Control Signal	1.8-V
ETH_TXD0	PIN_K124	Output	Transmit data [0]	1.8-V
ETH_TXD1	PIN_Y127	Output	Transmit data [1]	1.8-V
ETH_TXD2	PIN_F127	Output	Transmit data [2]	1.8-V
ETH_TXD3	PIN_Y124	Output	Transmit data [3]	1.8-V
ETH_RXCK	PIN_M124	Input	Receive Clock	1.8-V
ETH_RXCTL	PIN_AB127	Input	Receive Control Signal	1.8-V
ETH_RXD0	PIN_H127	Input	Receive data [0]	1.8-V
ETH_RXD1	PIN_AB124	Input	Receive data [1]	1.8-V
ETH_RXD2	PIN_F124	Input	Receive data [2]	1.8-V
ETH_RXD3	PIN_D124	Input	Receive data [3]	1.8-V
ETH_RST	PIN_T124	Output	PHY Reset	1.8-V

Ethernet PHY connected to the FPGA Fabric

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
ETH1_MDIO	PIN_J1	Bidir	Management Data	1.8-V LVCMOS
ETH1_MDC	PIN_G1	Output	Management Clock	1.8-V LVCMOS
ETH1_TXCK	PIN_D8	Output	Transmit Clock	1.8-V LVCMOS
ETH1_TXCTL	PIN_K8	Output	Transmit Control Signal	1.8-V LVCMOS
ETH1_TXD0	PIN_F27	Output	Transmit data [0]	1.8-V LVCMOS
ETH1_TXD1	PIN_F24	Output	Transmit data [1]	1.8-V LVCMOS
ETH1_TXD2	PIN_H27	Output	Transmit data [2]	1.8-V LVCMOS
ETH1_TXD3	PIN_D24	Output	Transmit data [3]	1.8-V LVCMOS
ETH1_RXCK	PIN_F8	Input	Receive Clock	1.8-V LVCMOS
ETH1_RXCTL	PIN_H8	Input	Receive Control Signal	1.8-V LVCMOS
ETH1_RXD0	PIN_H18	Input	Receive data [0]	1.8-V LVCMOS
ETH1_RXD1	PIN_D15	Input	Receive data [1]	1.8-V LVCMOS
ETH1_RXD2	PIN_F18	Input	Receive data [2]	1.8-V LVCMOS
ETH1_RXD3	PIN_D24	Input	Receive data [3]	1.8-V LVCMOS
ETH1_RST	PIN_C2	Output	PHY Reset	1.8-V LVCMOS

4.3.3.2 SFP+ Interfaces

The development kit supports two independent SFP+ connectors that connect to the Altera Agilex 5's transceivers. Each port is capable of operation at a speed of up to 16 Gbps. These modules take in serial data from Agilex 5 device and transform them into optical signals. The board includes cage assemblies for the SFP+ connectors.

Figure 14 shows the connection diagram between SFP+ and Altera Agilex 5.




Figure 4-8 : SFP+ Connections

SFPA Connection

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
SFPA_TD_P	PIN_BG129	Output	Transmitter data	High Speed Differential I/O
SFPA_TD_N	PIN_BG126			
SFPA_RD_P	PIN_BF135135	Input	Receiver data	High Speed Differential I/O
SFPA_RD_N	PIN_BF133			
SFPA_TX_FAULT	PIN_Y74	Input	Transmitter fault	Adjustable**
SFPA_TX_DIS	PIN_Y77	Output	Transmitter output disable	Adjustable**
SFPA_MDEF0	PIN_A80	Input	Module definition signal	Adjustable**
SFPA_RS0	PIN_B73	Output	Rate select 0	Adjustable**
SFPA_RS1	PIN_AG83	Output	Rate select 1	Adjustable**
SFPA_LOS	PIN_A76	Input	Signal loss indicator	Adjustable**
SFPA_SDA / MUX_I2C_SDA	PIN_F4	Bidir	Serial Data Line	1.8-V LVCMOS
SFPA_SCL / MUX_I2C_SCL	PIN_D4	Bidir	Serial Clock Line	1.8-V LVCMOS

** "1.2V True Differential Signaling" or "1.3V True Differential Signaling". Depending on CRUVI_ADJ.

SFPB Connection

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
SFPB_TD_P	PIN_AL129	Output	Transmitter data	High Speed Differential I/O
SFPB_TD_N	PIN_AL126			
SFPB_RD_P	PIN_AK135	Input	Receiver data	High Speed Differential I/O
SFPB_RD_N	PIN_AK133			
SFPB_TX_FAULT	PIN_AG61	Input	Transmitter fault	Adjustable**
SFPB_TX_DIS	PIN_AC50	Output	Transmitter output disable	Adjustable**
SFPB_MDEFO	PIN_Y58	Input	Module definition signal	Adjustable**
SFPB_RS0	PIN_A66	Output	Rate select 0	Adjustable**
SFPB_RS1	PIN_AC53	Output	Rate select 1	Adjustable**
SFPB_LOS	PIN_A85	Input	Signal loss indicator	Adjustable**
SFPB_SDA / MUX_I2C_SDA	PIN_F4	Bidir	Serial Data Line	1.8-V LVCMOS
SFPB_SCL / MUX_I2C_SCL	PIN_D4	Bidir	Serial Clock Line	1.8-V LVCMOS

** "1.2V True Differential Signaling" or "1.3V True Differential Signaling". Depending on CRUVI_ADJ.

For detailed information about the I²C connection, please refer to the [I²C Structure](#) section.

4.3.3.3 NVME

The development kit supports a single NVME interface via at Key M socket.

NVME Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
GTSL1C_TX0_P	PIN_AU129	Output	Transmitter data	High Speed Differential I/O
GTSL1C_TX0_N	PIN_AU126			
GTSL1C_RX0_P	PIN_AT135	Input	Receiver data	High Speed Differential I/O
GTSL1C_RX0_N	PIN_AT133			
SSD_RCLK_P	-	-	100MHz from Si5332A (U10)	LVDS 1.8V
SSD_RCLK_N	-	-	100MHz from Si5332A (U10)	LVDS 1.8V
SSD1_PERSTn	PIN_CF128	Input	PCIe Reset	3.3-V LVCMOS
SSD1_CLKRQ	PIN_A14	Input	Clock Request	3.3-V LVCMOS
SSD1_WAKE	PIN_B14	Output	Wake from low-power state	3.3-V LVCMOS

4.3.3.4 HDMI Transmitter

The development board provides High Performance HDMI Transmitter via the Analog Devices ADV7511 which incorporates HDMI v1.4 features, including 3D video support, and 225 MHz supports all video formats up to 1080p. The ADV7511 is controlled via a serial I²C bus interface, which is connected to the Agilix 5 SoC FPGA through the I2C MUX device. Additionally, the HDMI interface supports single-wire SPDIF (Sony/Philips Digital Interface Format) audio transmission up to 192 kHz sampling rate.

Detailed information on using ADV7511 HDMI Transmitter is available on the manufacturer's website.




Figure 4-9 : HDMI Transmitter Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
HDMI_VS	PIN_BH19	Output	Vertical Synchronization	3.3-V LVCMOS
HDMI_HS	PIN_CF12	Output	Horizontal Synchronization	3.3-V LVCMOS
HDMI_CLK	PIN_BK31	Output	Video Pixel Clock	3.3-V LVCMOS
HDMI_DE	PIN_BK19	Output	Data Enable Signal for Digital Video	3.3-V LVCMOS
HDMI_D0	PIN_BF32	Output	Video Data bus [0]	3.3-V LVCMOS
HDMI_D1	PIN_CH12	Output	Video Data bus [1]	3.3-V LVCMOS
HDMI_D2	PIN_BM22	Output	Video Data bus [2]	3.3-V LVCMOS
HDMI_D3	PIN_BF21	Output	Video Data bus [3]	3.3-V LVCMOS
HDMI_D4	PIN_BE21	Output	Video Data bus [4]	3.3-V LVCMOS
HDMI_D5	PIN_BP22	Output	Video Data bus [5]	3.3-V LVCMOS
HDMI_D6	PIN_BR22	Output	Video Data bus [6]	3.3-V LVCMOS
HDMI_D7	PIN_BE25	Output	Video Data bus [7]	3.3-V LVCMOS
HDMI_D8	PIN_BU22	Output	Video Data bus [8]	3.3-V LVCMOS
HDMI_D9	PIN_BW28	Output	Video Data bus [9]	3.3-V LVCMOS
HDMI_D10	PIN_BU28	Output	Video Data bus [10]	3.3-V LVCMOS
HDMI_D11	PIN_BM31	Output	Video Data bus [11]	3.3-V LVCMOS
HDMI_D12	PIN_BR28	Output	Video Data bus [12]	3.3-V LVCMOS
HDMI_D13	PIN_BM28	Output	Video Data bus [13]	3.3-V LVCMOS
HDMI_D14	PIN_BK28	Output	Video Data bus [14]	3.3-V LVCMOS
HDMI_D15	PIN_BH28	Output	Video Data bus [15]	3.3-V LVCMOS

HDMI_D16	PIN_BF36	Output	Video Data bus [16]	3.3-V LVCMOS
HDMI_D17	PIN_BE43	Output	Video Data bus [17]	3.3-V LVCMOS
HDMI_D18	PIN_BU31	Output	Video Data bus [18]	3.3-V LVCMOS
HDMI_D19	PIN_BP31	Output	Video Data bus [19]	3.3-V LVCMOS
HDMI_D20	PIN_BR31	Output	Video Data bus [20]	3.3-V LVCMOS
HDMI_D21	PIN_BF29	Output	Video Data bus [21]	3.3-V LVCMOS
HDMI_D22	PIN_BF40	Output	Video Data bus [22]	3.3-V LVCMOS
HDMI_D23	PIN_BE29	Output	Video Data bus [23]	3.3-V LVCMOS
HDMI_SDA/ MUX_I2C_SDA	PIN_F4	Bidir	I2C Serial Data Line	1.8-V LVCMOS
HDMI_SCL/ MUX_I2C_SCL	PIN_D4	Bidir	I2C Serial Clock Line	1.8-V LVCMOS
CT_HPD	PIN_A8	Output	Hot Plug Detect Control	3.3-V LVCMOS
SDA_A	PIN_CF9	Bidir	I2C Data to HDMI Connector	3.3-V LVCMOS
SCL_A	PIN_BW19	Bidir	I2C Clock to HDMI Connector	3.3-V LVCMOS

For detailed information about the I²C connection, please refer to the [I²C Structure](#) section.

4.3.3.5 PCI Express Gen4

The AXE5-GoldenEagle Development Kit provides PCIe-compliant multi-lane edge connectivity through the integrated transceivers and PCIe hard IP block of the Altera Agilex 5 SoC FPGA. Integration of the PCI Express hard IP block within the Agilex 5 device empowers users to deploy an efficient, high-speed protocol, all while optimizing logic resources for the logic application.

The PCI Express edge connector supports varying connection speeds:

- 2.5 Gbps/lane for a maximum of 10 Gbps full-duplex (Gen1);
- 5.0 Gbps/lane for a maximum of 20 Gbps full-duplex (Gen2);
- 8.0 Gbps/lane for a maximum of 32 Gbps full-duplex (Gen3);
- 16.0 Gbps/lane for a maximum of 64 Gbps full-duplex (Gen4);




Figure 4-10 : PCIe Edge Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
PER0_P	PIN_BE129	Output	Transmit lane [0]	High Speed Differential I/O
PER0_N	PIN_BE126			
PER1_P	PIN_BC129	Output	Transmit lane [1]	High Speed Differential I/O
PER1_N	PIN_BC126			
PER2_P	PIN_BA129	Output	Transmit lane [2]	High Speed Differential I/O
PER2_N	PIN_BA126			
PER3_P	PIN_AW129	Output	Transmit lane [3]	High Speed Differential I/O
PER3_N	PIN_AW126			
PET0_P	PIN_BD135	Input	Receive lane [0]	High Speed Differential I/O
PET0_N	PIN_BD133			
PET1_P	PIN_BB135	Input	Receive lane [1]	High Speed Differential I/O
PET1_N	PIN_BB133			
PET2_P*	PIN_AY135	Input	Receive lane [2]	High Speed Differential I/O
PET2_N*	PIN_AY133			

PET3_P	PIN_AV135	Input	Receive lane [3]	High Speed Differential I/O
PET3_N	PIN_AV133			
PCIE_CLK_P	PIN_AV120	Input	100 MHz PCIe reference clock	CML
PCIE_CLK_N	PIN_AV115			
PCIE_RSTb	PIN_CF132	Input	Reset	3.3-V LVCMOS
PCIE_R_WAKE	PIN_D34	Output	Wake signal	3.3-V LVCMOS

* P and N are reversed in the Schematics, but Quartus wants to see them this way. The PCIe IP can handle the polarity reversal

4.3.3.6 USB 3.1 Gen1

The AXE5-GoldenEagle board features a Microchip's USB5734 USB Hub that offers a total of four

USB-A connectivity options. This USB Hub is fully compliant with the USB 3.1 Gen1 specification and supports High Speed, Full Speed and Low-Speed USB signalling. This hub enables parallel operation of both USB 2.0 and SuperSpeed data transfer, ensuring optimal performance for a wide range of devices.

The USB 2.0 controller within the HPS is interfaced with a USB PHY via ULPI, establishing a connection to the upstream port of the USB Hub. Simultaneously, the communication on the high-speed data lines of the USB 3.1 Gen1 is ensured by the FPGA transceivers.




Figure 4-11 : USB Connection for Agilex-5 SoC FPGA

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
USB_CLK	PIN_P132	Bidir	ULPI Clock	1.8-V
USB_STP	PIN_L135	Output	ULPI STP signal	1.8-V
USB_DIR	PIN_J135	Input	Direction of ULPI	1.8-V
USB_NXT	PIN_AD134	Input	ULPI NXT signal	1.8-V
USB_DATA0	PIN_AD135	Bidir	ULPI data bus [0]	1.8-V
USB_DATA1	PIN_M132	Bidir	ULPI data bus [1]	1.8-V

USB_DATA2	PIN_K132	Bidir	ULPI data bus [2]	1.8-V
USB_DATA3	PIN_AG129	Bidir	ULPI data bus [3]	1.8-V
USB_DATA4	PIN_J134	Bidir	ULPI data bus [4]	1.8-V
USB_DATA5	PIN_AG120	Bidir	ULPI data bus [5]	1.8-V
USB_DATA6	PIN_G134	Bidir	ULPI data bus [6]	1.8-V
USB_DATA7	PIN_G135	Bidir	ULPI data bus [7]	1.8-V
USB_RST	PIN_B134	Output	USB PHY Reset	1.8-V
USB_SSTX_P	PIN_AN129	Output	USB 3.1 Gen 1 SuperSpeed transmit data	High Speed Differential I/O
USB_SSTX_N	PIN_AN126			
USB_SSRX_P	PIN_AM135	Input	USB 3.1 Gen 1 SuperSpeed receive data	High Speed Differential I/O
USB_SSRX_N	PIN_AM133			
USBH_CFG0	PIN_A35	Output	I ² C Slave 0 Configuration Strap	3.3-V LVCMOS
USBH_CFG1	PIN_A33	Output	I ² C Slave 1 Configuration Strap	3.3-V LVCMOS
USB_HUB_SMDAT	PIN_B23	Bidir	SMBus/I ² C data	3.3-V LVCMOS
USB_HUB_SMCLK	PIN_B26	Bidir	SMBus/I ² C clock	3.3-V LVCMOS
USB_HUB_RST	PIN_BU118	Output	USB Hub reset	3.3-V LVCMOS

4.3.3.7 USB to UART Bridge

Besides the USB 3.1 Gen1 interfaces, the AXE5-GoldenEagle board uses an additional FT234XD chip to perform UART communication over USB. The FTDI chip converts signals from USB 2.0 to a standard serial interface, which is routed to the HPS UART0 module.

The USB to UART Bridge communicates over the micro-USB connector labelled as J5.




Figure 4-12 : FTDI Connection

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
UART0_RX	PIN_AK115	Input	HPS RX Data Input	1.8-V
UART0_TX	PIN_W134	Output	HPS TX Data Output	1.8-V
DBG_RXD	PIN_J2	Input	FPGA RX Data Input	1.8-V LVCMOS
DBG_TXD	PIN_G2	Output	FPGA TX Data Output	1.8-V LVCMOS

4.3.4 Expansion Connectors

The AXE5-GoldenEagle development kit features expansion options with support for various mezzanine cards, including FMC+, CRUVI HS, and CRUVI LS connectors. This flexibility allows users to easily integrate additional peripherals, functionalities, and customize the development environment to their specific needs.

4.3.4.1 FPGA Mezzanine Card Plus Interface (FMC+)

The AXE5-GoldenEagle development board supports the latest standard VITA 57.4 FMC+ specification. It features a subset implementation of the high pin count at the J3 High Serial Pin Connector (HSPC), specifically designed to expand FPGA I/Os capabilities.

The 560-pin FMC+ connector provides connectivity for:

- 68 single-ended or 34 differential user-defined signals
- 8 transceivers differential pairs with 17.16 Gbps data rate (8 TX and 8 RX)
- transceivers differential clocks
- differential Mezzanine to Carrier clocks
- 1 differential reference clock (1 Mezzanine to Carrier and 1 Carrier to Mezzanine)
- 1 differential sync clock (1 Mezzanine to Carrier and 1 Carrier to Mezzanine)

The AXE5-GoldenEagle board provides 12 V, 3.3 V and FMC_ADJ power through FMC+ port. The power control of the VADJ_FMC power rail is managed by the U46 DCDC regulator. This rail powers the VADJ pins of J3 connector, as well as the 2B I/O Bank of Agilex 5 SoC FPGA. The FPGA I/O standards of the FMC+ ports can be adjusted by configuring a switch position. The valid values of the VADJ_FMC rail is 1.2 V or 1.3 V which can be adjusted via the S10 DIP switch on the AXE5-GoldenEagle board. For detailed setting, please refer to [Switch Settings](#) section.




Figure 4-13 : FMC+ Connections

FMC+ Clock Interface

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
FMC_GBTCLK0_P	PIN_AV16	D4	Input	Mezzanine to Carrier serial clock	CML
FMC_GBTCLK0_N	PIN_AV21	D5			
FMC_GBTCLK1_P	PIN_AP16	B20	Input	Mezzanine to Carrier serial clock	CML
FMC_GBTCLK1_N	PIN_AP21	B21			
FMC_CLK0_M2C_P	PIN_BK38	H4	Input	Mezzanine to Carrier FPGA fabric clock	Adjustable*
FMC_CLK0_M2C_N	PIN_BM38	H5			
FMC_CLK1_M2C_P	PIN_BF68	G2	Input	Mezzanine to Carrier FPGA fabric clock	Adjustable*
FMC_CLK1_M2C_N	PIN_BE68	G3			
FMC_REFCK_C2M_P	PIN_BE61	L20	Output	Carrier to Mezzanine reference clock	Adjustable*
FMC_REFCK_C2M_N	PIN_BE57	L21			
FMC_SYNC_C2M_P	PIN_CH41	L16	Output	Carrier to Mezzanine sync clock	Adjustable*
FMC_SYNC_C2M_N	PIN_CF41	L17			
FMC_REFCK_M2C_P	PIN_CH38	L24	Input	Mezzanine to Carrier reference clock	Adjustable*
FMC_REFCK_M2C_N	PIN_CF38	L25			
FMC_SYNC_M2C_P	PIN_BH49	L28	Input	Mezzanine to Carrier sync clock	Adjustable*
FMC_SYNC_M2C_N	PIN_BH52	L29			

* "1.2V True Differential Signaling" or "1.3V True Differential Signaling". Depending on FMC_ADJ setting.

FMC+ XCVR Channels

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
DP0_C2M_P	PIN_BE7	C2	Output	Carrier to Mezzanine transmit data pair[0]	High Speed Differential I/O
DP0_C2M_N	PIN_BE10	C3			
DP1_C2M_P	PIN_BC7	A22	Output	Carrier to Mezzanine transmit data pair[1]	High Speed Differential I/O
DP1_C2M_N	PIN_BC10	A23			
DP2_C2M_P	PIN_BA7	A26	Output	Carrier to Mezzanine transmit data pair[2]	High Speed Differential I/O
DP2_C2M_N	PIN_BA10	A27			
DP3_C2M_P	PIN_AW7	A30	Output	Carrier to Mezzanine transmit data pair[3]	High Speed Differential I/O
DP3_C2M_N	PIN_AW10	A31			
DP4_C2M_P	PIN_AU7	A34	Output	Carrier to Mezzanine transmit data pair[4]	High Speed Differential I/O
DP4_C2M_N	PIN_AU10	A35			
DP5_C2M_P	PIN_AR7	A38	Output	Carrier to Mezzanine transmit data pair[5]	High Speed Differential I/O
DP5_C2M_N	PIN_AR10	A39			
DP6_C2M_P	PIN_AN7	B36	Output	Carrier to Mezzanine transmit data pair[6]	High Speed Differential I/O
DP6_C2M_N	PIN_AN10	B37			
DP7_C2M_P	PIN_AL7	B32	Output	Carrier to Mezzanine transmit data pair[7]	High Speed Differential I/O
DP7_C2M_N	PIN_AL10	B33			
DP0_M2C_P	PIN_BF1	C6	Input	Mezzanine to Carrier receiver data pair[0]	High Speed Differential I/O
DP0_M2C_N	PIN_BF3	C7			
DP1_M2C_P	PIN_BD1	A2	Input	Mezzanine to Carrier receiver data pair[1]	High Speed Differential I/O
DP1_M2C_N	PIN_BD3	A3			
DP2_M2C_P	PIN_BB1	A6	Input	Mezzanine to Carrier receiver data pair[2]	High Speed Differential I/O
DP2_M2C_N	PIN_BB3	A7			
DP3_M2C_P	PIN_AY1	A10	Input	Mezzanine to Carrier receiver data pair[3]	High Speed Differential I/O
DP3_M2C_N	PIN_AY3	A11			
DP4_M2C_P	PIN_AV1	A14	Input	Mezzanine to Carrier receiver data pair[4]	High Speed Differential I/O
DP4_M2C_N	PIN_AV3	A15			
DP5_M2C_P	PIN_AT1	A18	Input	Mezzanine to Carrier receiver data pair[5]	High Speed Differential I/O
DP5_M2C_N	PIN_AT3	A19			
DP6_M2C_P	PIN_AP1	B16	Input	Mezzanine to Carrier receiver data pair[6]	High Speed Differential I/O
DP6_M2C_N	PIN_AP3	B17			
DP7_M2C_P	PIN_AM1	B12	Input	Mezzanine to Carrier receiver data pair[7]	High Speed Differential I/O
DP7_M2C_N	PIN_AM3	B13			

FMC+ Single-ended/differential signals

Mixing differential and single-ended signals on LA00 through LA33 must follow the restrictions in table 19 of the [Agilex 5 General-Purpose I/O User Guide](#).

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
LA00_P	PIN_CF19	G6	Bidir	FMC+ LA bank data[0]_p	Adjustable*
LA00_N	PIN_CC19	G7	Bidir	FMC+ LA bank data[0]_n	Adjustable*
LA01_P	PIN_CF22	D8	Bidir	FMC+ LA bank data[1]_p	Adjustable*
LA01_N	PIN_CH22	D9	Bidir	FMC+ LA bank data[1]_n	Adjustable*
LA02_P	PIN_CC22	H7	Bidir	FMC+ LA bank data[2]_p	Adjustable
LA02_N	PIN_CA22	H8	Bidir	FMC+ LA bank data[2]_n	Adjustable*
LA03_P	PIN_CF28	G9	Bidir	FMC+ LA bank data[3]_p	Adjustable*
LA03_N	PIN_CC28	G10	Bidir	FMC+ LA bank data[3]_n	Adjustable*
LA04_P	PIN_CA31	H10	Bidir	FMC+ LA bank data[4]_p	Adjustable*
LA04_N	PIN_CC31	H11	Bidir	FMC+ LA bank data[4]_n	Adjustable*
LA05_P	PIN_CH31	D11	Bidir	FMC+ LA bank data[5]_p	Adjustable*
LA05_N	PIN_CF31	D12	Bidir	FMC+ LA bank data[5]_n	Adjustable*
LA06_P	PIN_CK8	C10	Bidir	FMC+ LA bank data[6]_p	Adjustable*
LA06_N	PIN_CL6	C11	Bidir	FMC+ LA bank data[6]_n	Adjustable*
LA07_P	PIN_CK11	H13	Bidir	FMC+ LA bank data[7]_p	Adjustable*
LA07_N	PIN_CL8	H14	Bidir	FMC+ LA bank data[7]_n	Adjustable*
LA08_P	PIN_CL14	G12	Bidir	FMC+ LA bank data[8]_p	Adjustable*
LA08_N	PIN_CL11	G13	Bidir	FMC+ LA bank data[8]_n	Adjustable*
LA09_P	PIN_CK17	D14	Bidir	FMC+ LA bank data[9]_p	Adjustable*
LA09_N	PIN_CL17	D15	Bidir	FMC+ LA bank data[9]_n	Adjustable*
LA10_P	PIN_CL20	C14	Bidir	FMC+ LA bank data[10]_p	Adjustable*
LA10_N	PIN_CK20	C15	Bidir	FMC+ LA bank data[10]_n	Adjustable*
LA11_P	PIN_CL23	H16	Bidir	FMC+ LA bank data[11]_p	Adjustable*
LA11_N	PIN_CK26	H17	Bidir	FMC+ LA bank data[11]_n	Adjustable*
LA12_P	PIN_BH38	G15	Bidir	FMC+ LA bank data[12]_p	Adjustable*
LA12_N	PIN_BH41	G16	Bidir	FMC+ LA bank data[12]_n	Adjustable*
LA13_P	PIN_BF57	D17	Bidir	FMC+ LA bank data[13]_p	Adjustable*
LA13_N	PIN_BF53	D18	Bidir	FMC+ LA bank data[13]_n	Adjustable*
LA14_P	PIN_BE46	C18	Bidir	FMC+ LA bank data[14]_p	Adjustable*
LA14_N	PIN_BF46	C19	Bidir	FMC+ LA bank data[14]_n	Adjustable*
LA15_P	PIN_BE64	H19	Bidir	FMC+ LA bank data[15]_p	Adjustable*
LA15_N	PIN_BF64	H20	Bidir	FMC+ LA bank data[15]_n	Adjustable*
LA16_P	PIN_BF50	G18	Bidir	FMC+ LA bank data[16]_p	Adjustable*
LA16_N	PIN_BE50	G19	Bidir	FMC+ LA bank data[16]_n	Adjustable*
LA17_P	PIN_BR41	D20	Bidir	FMC+ LA bank data[17]_p	Adjustable*
LA17_N	PIN_BU41	D21	Bidir	FMC+ LA bank data[17]_n	Adjustable*
LA18_P	PIN_BK49	C22	Bidir	FMC+ LA bank data[18]_p	Adjustable*

LA18_N	PIN_BM49	C23	Bidir	FMC+ LA bank data[18]_n	Adjustable*
LA19_P	PIN_CK73	H22	Bidir	FMC+ LA bank data[19]_p	Adjustable*
LA19_N	PIN_CL73	H23	Bidir	FMC+ LA bank data[19]_n	Adjustable*
LA20_P	PIN_CA38	G21	Bidir	FMC+ LA bank data[20]_p	Adjustable*
LA20_N	PIN_BW38	G22	Bidir	FMC+ LA bank data[20]_n	Adjustable*
LA21_P	PIN_BR38	H25	Bidir	FMC+ LA bank data[21]_p	Adjustable*
LA21_N	PIN_BU38	H26	Bidir	FMC+ LA bank data[21]_n	Adjustable*
LA22_P	PIN_CF49	G24	Bidir	FMC+ LA bank data[22]_p	Adjustable*
LA22_N	PIN_CH49	G25	Bidir	FMC+ LA bank data[22]_n	Adjustable*
LA23_P	PIN_BW49	D23	Bidir	FMC+ LA bank data[23]_p	Adjustable*
LA23_N	PIN_CA49	D24	Bidir	FMC+ LA bank data[23]_n	Adjustable*
LA24_P	PIN_CF52	H28	Bidir	FMC+ LA bank data[24]_p	Adjustable*
LA24_N	PIN_CH52	H29	Bidir	FMC+ LA bank data[24]_n	Adjustable*
LA25_P	PIN_CL51	G27	Bidir	FMC+ LA bank data[25]_p	Adjustable*
LA25_N	PIN_CK54	G28	Bidir	FMC+ LA bank data[25]_n	Adjustable*
LA26_P	PIN_BM52	D26	Bidir	FMC+ LA bank data[26]_p	Adjustable*
LA26_N	PIN_BP52	D27	Bidir	FMC+ LA bank data[26]_n	Adjustable*
LA27_P	PIN_CC52	C26	Bidir	FMC+ LA bank data[27]_p	Adjustable*
LA27_N	PIN_CA52	C27	Bidir	FMC+ LA bank data[27]_n	Adjustable*
LA28_P	PIN_BP41	H31	Bidir	FMC+ LA bank data[28]_p	Adjustable*
LA28_N	PIN_BM41	H32	Bidir	FMC+ LA bank data[28]_n	Adjustable*
LA29_P	PIN_CK33	G30	Bidir	FMC+ LA bank data[29]_p	Adjustable*
LA29_N	PIN_CL30	G31	Bidir	FMC+ LA bank data[29]_n	Adjustable*
LA30_P	PIN_CK35	H34	Bidir	FMC+ LA bank data[30]_p	Adjustable*
LA30_N	PIN_CL35	H35	Bidir	FMC+ LA bank data[30]_n	Adjustable*
LA31_P	PIN_CK39	G33	Bidir	FMC+ LA bank data[31]_p	Adjustable*
LA31_N	PIN_CL39	G34	Bidir	FMC+ LA bank data[31]_n	Adjustable*
LA32_P	PIN_CK48	H37	Bidir	FMC+ LA bank data[32]_p	Adjustable*
LA32_N	PIN_CL45	H38	Bidir	FMC+ LA bank data[32]_n	Adjustable*
LA33_P	PIN_CL42	G36	Bidir	FMC+ LA bank data[33]_p	Adjustable*
LA33_N	PIN_CK45	G37	Bidir	FMC+ LA bank data[33]_n	Adjustable*

* "1.2V True Differential Signaling" or "1.3V True Differential Signaling". Depending on FMC_ADJ setting.

FMC+ Control and Management

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
MUX_I2C_SDA/ FMC_I2C_SDA	PIN_F4	C31	Bidir	Serial Data Line	1.8-V LVCMOS
MUX_I2C_SCL/ FMC_I2C_SDA	PIN_D4	C30	Bidir	Serial Clock Line	1.8-V LVCMOS
FMC_PRSENT	PIN_B39	H2	Input	FMC card presence indicator	3.3-V LVCMOS
PG_GROUP2	-	D1	-	Power Good from Carrier to Mezzanine	3.3-V LVCMOS

For detailed information about the I²C connection, please refer to the [I²C Structure](#) section.

4.3.4.2 CRUVI High Speed Connectors

The AXE5-GoldenEagle board features two CRUVI HS connectors. CRUVI is an open ecosystem, low-pin-count interface solution that enables the integration of a wide range of peripherals into the system, accommodating both high-speed signalling and support for low-speed device interfaces at the same time. CRUVI HS allows the connection of high-speed interfaces such as Gigabit Ethernet, camera, and other types of multimedia peripherals.

The AXE5-GoldenEagle board provides 5.0 V, 3.3 V and VIO_CRUVI power through CRUVI HS port. The power control of the VIO_CRUVI power rail is managed by the U50 DCDC regulator. This rail powers the VADJ pins of J19 and J21 connectors, as well as the 3B I/O Bank of Agilex 5 SoC FPGA. The FPGA I/O standards of the CRUVI HS ports can be adjusted by configuring a switch position. The valid values of the VIO_CRUVI rail is 1.2 V or 1.3 V which can be adjusted via the S7 DIP switch on the AXE5-GoldenEagle board. For detailed setting, please refer to Switch Settings section.

For custom add-on cards with CRUVI HS interface, the recommended counterpart for the connector is ST4-30-1.50-L-D-P from Samtec.

For hardware module mounting, use M2x6mm pan head Philips drive screw.

Below is the connection diagram and pinning information.




Figure 4-14 : CRUVI-HS Connections

CRUVI HS CY Connection

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
CY_A0_P	PIN_T65	14	Bidir	HS Differential Data A[0]_p	Adjustable**
CY_A0_N	PIN_P65	16	Bidir	HS Differential Data A[0]_n	Adjustable**
CY_A1_P	PIN_P74	20	Bidir	HS Differential Data A[1]_p	Adjustable**
CY_A1_N	PIN_T74	22	Bidir	HS Differential Data A[1]_n	Adjustable**
CY_A2_P	PIN_M65	26	Bidir	HS Differential Data A[2]_p	Adjustable**
CY_A2_N	PIN_K65	28	Bidir	HS Differential Data A[2]_n	Adjustable**
CY_A3_P	PIN_V67	32	Bidir	HS Differential Data A[3]_p	Adjustable**
CY_A3_N	PIN_T67	34	Bidir	HS Differential Data A[3]_n	Adjustable**
CY_A4_P	PIN_M67	38	Bidir	HS Differential Data A[4]_p	Adjustable**
CY_A4_N	PIN_K67	40	Bidir	HS Differential Data A[4]_n	Adjustable**
CY_A5_P	PIN_F65	44	Bidir	HS Differential Data A[5]_p	Adjustable**
CY_A5_N	PIN_D65	46	Bidir	HS Differential Data A[5]_n	Adjustable**
CY_B0_P	PIN_M74	15	Bidir	HS Differential Data B[0]_p	Adjustable**
CY_B0_N	PIN_K74	17	Bidir	HS Differential Data B[0]_n	Adjustable**
CY_B1_P	PIN_V77	21	Bidir	HS Differential Data B[1]_p	Adjustable**
CY_B1_N	PIN_T77	23	Bidir	HS Differential Data B[1]_n	Adjustable**
CY_B2_P	PIN_D74	27	Bidir	HS Differential Data B[2]_p	Adjustable**
CY_B2_N	PIN_F74	29	Bidir	HS Differential Data B[2]_n	Adjustable**
CY_B3_P	PIN_K77	33	Bidir	HS Differential Data B[3]_p	Adjustable**
CY_B3_N	PIN_M77	35	Bidir	HS Differential Data B[3]_n	Adjustable**
CY_B4_P	PIN_F77	39	Bidir	HS Differential Data B[4]_p	Adjustable**
CY_B4_N	PIN_H77	41	Bidir	HS Differential Data B[4]_n	Adjustable**
CY_B5_P	PIN_H67	45	Bidir	HS Differential Data B[5]_p	Adjustable**
CY_B5_N	PIN_F67	47	Bidir	HS Differential Data B[5]_n	Adjustable**
CY_HSI	PIN_B56	10	Input	HS Serial In	Adjustable**
CY_HSIO	PIN_A70	2	Bidir	HS Serial Data I/O	Adjustable**
CY_HSO	PIN_B70	6	Output	HS Serial Out	Adjustable**
CY_RESET	PIN_A60	8	Output	Serial Reset	Adjustable**
CY_SMB_ALERT	PIN_CG134	3	Input	SMBus interrupt signal	3.3-V LVCMOS
CY_SMB_SDA	PIN_CD135	5	Bidir	SMBus Data Line	3.3-V LVCMOS
CY_SMB_SCL	PIN_CD134	7	Bidir	SMBus Data Clock Line	3.3-V LVCMOS
CY_REFCLK	PIN_CH128	11	Input	Clock Input	3.3-V LVCMOS
5V	-	60	PWR	5V power to the connector	-
3.3V	-	4, 9	PWR	3.3V power to the connector	-
VIO_CRUVI	-	36	PWR	HS IO Bank voltage	-

GND	-	12, 13, 18, 19, 24, 25, 30, 31, 37, 42, 43, 48, 49, 54	PWR	Ground to the connector	-
n.c.	-	1, 50, 51, 52, 53, 55, 56, 57, 58, 59	-	Not connected	-

**** “1.2V True Differential Signaling” or “1.3V True Differential Signaling”. Depending on CRUVI_ADJ**

CRUVI HS CX Connection

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
CX_A0_P	PIN_D44	14	Bidir	HS Differential Data A[0]_p	Adjustable**
CX_A0_N	PIN_F44	16	Bidir	HS Differential Data A[0]_n	Adjustable**
CX_A1_P	PIN_H58	20	Bidir	HS Differential Data A[1]_p	Adjustable**
CX_A1_N	PIN_F58	22	Bidir	HS Differential Data A[1]_n	Adjustable**
CX_A2_P	PIN_F47	26	Bidir	HS Differential Data A[2]_p	Adjustable**
CX_A2_N	PIN_H47	28	Bidir	HS Differential Data A[2]_n	Adjustable**
CX_A3_P	PIN_M47	32	Bidir	HS Differential Data A[3]_p	Adjustable**
CX_A3_N	PIN_K47	34	Bidir	HS Differential Data A[3]_n	Adjustable**
CX_A4_P	PIN_V47	38	Bidir	HS Differential Data A[4]_p	Adjustable**
CX_A4_N	PIN_T47	40	Bidir	HS Differential Data A[4]_n	Adjustable**
CX_A5_P	PIN_K44	44	Bidir	HS Differential Data A[5]_p	Adjustable**
CX_A5_N	PIN_M44	46	Bidir	HS Differential Data A[5]_n	Adjustable**
CX_B0_P	PIN_F55	15	Bidir	HS Differential Data B[0]_p	Adjustable**
CX_B0_N	PIN_D55	17	Bidir	HS Differential Data B[0]_n	Adjustable**
CX_B1_P	PIN_M58	21	Bidir	HS Differential Data B[1]_p	Adjustable**
CX_B1_N	PIN_K58	23	Bidir	HS Differential Data B[1]_n	Adjustable**
CX_B2_P	PIN_K55	27	Bidir	HS Differential Data B[2]_p	Adjustable**
CX_B2_N	PIN_M55	29	Bidir	HS Differential Data B[2]_n	Adjustable**
CX_B3_P	PIN_P55	33	Bidir	HS Differential Data B[3]_p	Adjustable**
CX_B3_N	PIN_T55	35	Bidir	HS Differential Data B[3]_n	Adjustable**
CX_B4_P	PIN_V58	39	Bidir	HS Differential Data B[4]_p	Adjustable**
CX_B4_N	PIN_T58	41	Bidir	HS Differential Data B[4]_n	Adjustable**
CX_B5_P	PIN_P44	45	Bidir	HS Differential Data B[5]_p	Adjustable**
CX_B5_N	PIN_T44	47	Bidir	HS Differential Data B[5]_n	Adjustable**
CX_HSI	PIN_A63	10	Input	HS Serial In	Adjustable**
CX_HSIO	PIN_B45	2	Bidir	HS Serial Data I/O	Adjustable**
CX_HSO	PIN_A48	6	Output	HS Serial Out	Adjustable**
CX_RESET	PIN_A51	8	Output	Serial Reset	Adjustable**

CX_SMB_ALERT	PIN_BR112	3	Input	SMBus interrupt signal	3.3-V LVCMOS
CX_SMB_SDA	PIN_BU109	5	Bidir	SMBus Data Line	3.3-V LVCMOS
CX_SMB_SCL	PIN_BR109	7	Bidir	SMBus Data Clock Line	3.3-V LVCMOS
CX_REFCLK	PIN_BM109	11	Input	Clock Input	3.3-V LVCMOS
5V	-	60	PWR	5V power to the connector	-
3.3V	-	4, 9	PWR	3.3V power to the connector	-
VIO_CRUVI	-	36	PWR	HS IO Bank voltage	-
GND	-	12, 13, 18, 19, 24, 25, 30, 31, 37, 42, 43, 48, 49, 54	PWR	Ground to the connector	-
n.c.	-	1, 50, 51, 52, 53, 55, 56, 57, 58, 59	-	Not connected	-

**** "1.2V True Differential Signaling" or "1.3V True Differential Signaling". Depending on CRUVI_ADJ**

4.3.4.3 CRUVI Low-Speed Connectors

CRUVI LS is the low-speed version of the CRUVI ecosystem that provides a connection surface for the simple peripheral modules. It features a simple layout with standard pins for power, ground, and several digital I/O signals. It offers an array of ready-to-use modules for easy prototyping and extends functional capabilities. This compact interface simplifies the connection of sensors, communication devices, and other components.

Delivering power to the mezzanine board, the AXE5-GoldenEagle board offers both 5.0 V and 3.3 V via the CRUVI LS port.

The AXE5-GoldenEagle development board provides two CRUVI LS connection interfaces.

For custom add-on cards with CRUVI LS interface, the recommended counterpart for the connector is TMMH-106-04-F-DV-A-M from Samtec.

For hardware module mounting, use M2x6mm pan head Philips drive screw.




Figure 4-15 : CRUVI-LS Connections

CRUVI LS C Connection

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
C0	PIN_BK109	3	Bidir	CRUVI LS Data [0]	3.3-V LVCMOS
C1	PIN_BF104	5	Bidir	CRUVI LS Data [1]	3.3-V LVCMOS
C2	PIN_BM118	7	Bidir	CRUVI LS Data [2]	3.3-V LVCMOS
C3	PIN_BK118	9	Bidir	CRUVI LS Data [3]	3.3-V LVCMOS
C4	PIN_BP112	4	Bidir	CRUVI LS Data [4]	3.3-V LVCMOS
C5	PIN_BH109	8	Bidir	CRUVI LS Data [5]	3.3-V LVCMOS
C6	PIN_BM112	1	Bidir	CRUVI LS Data [6]	3.3-V LVCMOS
C7	PIN_BK112	2	Bidir	CRUVI LS Data [7]	3.3-V LVCMOS
5.0V	-	12	PWR	5V power to the connector	-
3.3V	-	10	PWR	3.3V power to the connector	-
GND	-	8	PWR	Ground to the connector	-
n.c.	-	11	-	Not connected	-

4.3.4.4 CRUVI GTX

CRUVI GTX is the Gigabit-speed version of the CRUVI ecosystem that provides a connection surface for peripheral modules using Gigabit Transceivers.

CRUVI GTX Connection

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
GTSR4A_TX0_N	PIN_BY10	A2	Output	GTSR4A Transceiver TX0_N	CML
GTSR4A_TX0_P	PIN_BY7	A3	Output	GTSR4A Transceiver TX0_N	CML
GTSR4A_TX1_N	PIN_BT10	A5	Output	GTSR4A Transceiver TX0_N	CML
GTSR4A_TX1_P	PIN_BT7	A6	Output	GTSR4A Transceiver TX0_N	CML
GTSR4A_TX2_N	PIN_BL10	A8	Output	GTSR4A Transceiver TX0_N	CML

GTSR4A_TX2_P	PIN_BL7	A9	Output	GTSR4A Transceiver TX0_N	CML
GTSR4A_TX3_N	PIN_BG10	A11	Output	GTSR4A Transceiver TX0_N	CML
GTSR4A_TX3_P	PIN_BG7	A12	Output	GTSR4A Transceiver TX0_N	CML
GTSR4A_RX0_N	PIN_CB3	D2	Input	GTSR4A Transceiver RX0_N	CML
GTSR4A_RX0_P	PIN_CB1	D3	Bidir	GTSR4A Transceiver RX0_P	CML
GTSR4A_RX1_N	PIN_BV3	D5	Bidir	GTSR4A Transceiver RX0_N	CML
GTSR4A_RX1_P	PIN_BV1	D6	Bidir	GTSR4A Transceiver RX0_P	CML
GTSR4A_RX2_N	PIN_BN3	D8	Bidir	GTSR4A Transceiver RX0_N	CML
GTSR4A_RX2_P	PIN_BN1	D9	Bidir	GTSR4A Transceiver RX0_P	CML
GTSR4A_RX3_N	PIN_BJ3	D11	Bidir	GTSR4A Transceiver RX0_N	CML
GTSR4A_RX3_P	PIN_BJ1	D12	Bidir	GTSR4A Transceiver RX0_P	CML
GBTCLK0_N	PIN_BB21	D14	Input	GTSR4A Clock_N	CML
GBTCLK0_P	PIN_BB16	D15	Input	GTSR4A Clock_P	CML
LS_IO1	PIN_BK22	A17	Bidir	GPIO	3.3-V LVCMOS
LS_IO2	PIN_BU19	A18	Bidir	GPIO	3.3-V LVCMOS
LS_IO3	PIN_BM19	A19	Bidir	GPIO	3.3-V LVCMOS
LS_IO4	PIN_BR19	A20	Bidir	GPIO	3.3-V LVCMOS
LS_IO5	PIN_CK2	D17		GPIO	3.3-V LVCMOS
LS_IO6	PIN_CJ2	D18		GPIO	3.3-V LVCMOS
LS_IO7	PIN_CK4	D19		GPIO	3.3-V LVCMOS
LS_IO8	PIN_CH4	D20		GPIO	3.3-V LVCMOS
LS_SCL	PIN_BF25	B19		I2C Clock Signal	3.3-V LVCMOS
LS_SDA	PIN_BF16	B20		I2C Data Signal	3.3-V LVCMOS
HS_D0_N	-	B1	-	Unused	-
HS_D0_P	-	B2	-	Unused	-
HS_D1_N	-	B4	-	Unused	-
HS_D1_P	-	B5	-	Unused	-
HS_D2_N	-	B7	-	Unused	-
HS_D2_P	-	B8	-	Unused	-
HS_D3_N	-	B10	-	Unused	-
HS_D3_P	-	B11	-	Unused	-
HS_D4_N	-	B13	-	Unused	-
HS_D4_P	-	B14	-	Unused	-
HS_D5_N	Y47	B16	Bidir	Clock-Capable Differential Signal	Adjustable**
HS_D5_P	Y44	B17	Bidir	Clock-Capable Differential Signal	Adjustable**
HS_D6_N	-	C1	-	Unused	-
HS_D6_P	-	C2	-	Unused	-
HS_D7_N	-	C4	-	Unused	-
HS_D7_P	-	C5	-	Unused	-
HS_D8_N	-	C7	-	Unused	-
HS_D8_P	-	C8	-	Unused	-
HS_D9_N	-	C10	-	Unused	-

HS_D9_P	-	C11	-	Unused	-
HS_D10_N	-	C13	-	Unused	-
HS_D10_P	-	C14	-	Unused	-
HS_D11_N	AG53	C16	Bidir	Differential Signal	Adjustable**
HS_D11_P	AG57	C17	Bidir	Differential Signal	Adjustable**
12.0V	-	C20	PWR	12V power to the connector	-
3.3V	-	C19	PWR	3.3V power to the connector	-
PG_GROUP2	-	A14	PWR	Power Good/Group 2	-
GND	-	A1, A4, A7, A10, A13, B3, B6, B9, B12, B15, C3, C6, C9, C12, C18, D1, D4, D7, D10, D13, D16	PWR	Ground to the connector	-
n.c.	-	A16, B18	-	Not connected	-

** "1.2V True Differential Signaling" or "1.3V True Differential Signaling". Depending on VIO_CRUVI_T

4.3.4.5 PMOD

The AXE5-GoldenEagle development board supports a dual row PMOD connection.




Figure 4-16 : PMOD Connection

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
P0_IO1	PIN_BE115	Bidir	Upper Row pin 1	3.3-V LVCMOS
P0_IO2	PIN_BF111	Bidir	Upper Row pin 2	3.3-V LVCMOS
P0_IO3	PIN_BF107	Bidir	Upper Row pin 3	3.3-V LVCMOS
P0_IO4	PIN_BE107	Bidir	Upper Row pin 4	3.3-V LVCMOS

P0_IO5	PIN_BF120	Bidir	Lower Row pin 1	3.3-V LVCMOS
P0_IO6	PIN_BE111	Bidir	Lower Row pin 2	3.3-V LVCMOS
P0_IO7	PIN_BF115	Bidir	Lower Row pin 3	3.3-V LVCMOS
P0_IO8	PIN_BH118	Bidir	Lower Row pin 4	3.3-V LVCMOS

4.3.4.6 MIPI CSI-2

MIPI interface is a high-speed serial interface standard designed for efficient data transfer between components like cameras, displays, and sensors. The Altera Agilex 5 FPGA and SoCs support native MIPI IP D-PHY. The MIPI D-PHY implements MIPI transmit and receive interfaces, enabling the Camera Serial Interface (CSI-2) and the Display Serial Interface (DSI-2) at a data rate of 3.5 Gbps per lane.

The AXE5-GoldenEagle board has two standalone connections for MIPI CSI-2 interface, which are accessible through 22-pin ZIF FPC connectors. They support an interface with 1-Clock and up to 4-Data lanes.



Figure 4-17 : MIPI D-PHY Connections

MIPI CSIO (J14) Connections

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
CSIO_D0_N	PIN_BE93	21	Input	Camera Data Lane 0	DPHY
CSIO_D0_P	PIN_BE96	20	Input	Camera Data Lane 0	DPHY
CSIO_D1_N	PIN_BF90	18	Input	Camera Data Lane 1	DPHY
CSIO_D1_P	PIN_BF93	17	Input	Camera Data Lane 1	DPHY
CSIO_C_N	PIN_BE86	15	Input	Camera Clock Lane	DPHY
CSIO_C_P	PIN_BF86	14	Input	Camera Clock Lane	DPHY
CSIO_D2_N	PIN_BF83	12	Input	Camera Data Lane 2	DPHY
CSIO_D2_P	PIN_BE83	11	Input	Camera Data Lane 2	DPHY
CSIO_D3_N	PIN_BE75	9	Input	Camera Data Lane 3	DPHY
CSIO_D3_P	PIN_BE79	8	Input	Camera Data Lane 3	DPHY
CSIO_GPIO0	PIN_A17	6	Bidir	Camera GPIO0	3.3-V LVCMOS
CSIO_GPIO1	PIN_BU109	5	Bidir	Camera GPIO1	3.3-V LVCMOS

CSIO_SCL	³	3	Bidir	Camera SMBUS	3.3-V LVCMOS
CS0_SDA	³	2	Bidir	Camera SMBUS	3.3-V LVCMOS
3.3V	-	1	PWR	3.3V power to the connector	-
GND	-	F1, F2, 4, 7, 10, 13, 16, 19, 22	PWR	Ground to the connector	-

² J17 selects "1.2V True Differential Signalling" or "1.2V/1.3V True Differential Signalling". Depending on SEL_1V3

³ See 4.2.3I²C MUX Channel Assignments U15.C2

MIPI CSI1 (J16) Connections

Board Reference	FPGA Pin No.	Conn. Pin No.	Pin Func.	Description	I/O Std
CSI1_D0_N	PIN_AG104	21	Input	Camera Data Lane 0	DPHY
CSI1_D0_P	PIN_AG100	20	Input	Camera Data Lane 0	DPHY
CSI1_D1_N	PIN_AC96	18	Input	Camera Data Lane 1	DPHY
CSI1_D1_P	PIN_AC100	17	Input	Camera Data Lane 1	DPHY
CSI1_C_N	PIN_AG93	15	Input	Camera Clock Lane	DPHY
CSI1_C_P	PIN_AG90	14	Input	Camera Clock Lane	DPHY
CSI1_D2_N	PIN_AC86	12	Input	Camera Data Lane 2	DPHY
CSI1_D2_P	PIN_AC90	11	Input	Camera Data Lane 2	DPHY
CSI1_D3_N	PIN_Y95	9	Input	Camera Data Lane 3	DPHY
CSI1_D3_P	PIN_Y98	8	Input	Camera Data Lane 3	DPHY
CSI1_GPIO0	PIN_A20	6	Bidir	Camera GPIO0	3.3-V LVCMOS
CSI1_GPIO1	PIN_BF104	5	Bidir	Camera GPIO1	3.3-V LVCMOS
CSI1_SCL	³	3	Bidir	Camera SMBUS	3.3-V LVCMOS
CS1_SDA	³	2	Bidir	Camera SMBUS	3.3-V LVCMOS
3.3V	-	1	PWR	3.3V power to the connector	-
GND	-	F1, F2, 4, 7, 10, 13, 16, 19, 22	PWR	Ground to the connector	-

² J17 selects "1.2V True Differential Signalling" or "1.2V/1.3V True Differential Signalling" depending on SEL_1V3

³ See I²C MUX Channel Assignments U15.C3

4.3.5 Miscellaneous Interfaces

The AXE5-GoldenEagle development kit provides various miscellaneous interfaces, such as ADC/DAC modules for analog signal conversion, user LEDs offering visual indications, and user buttons for user input, enabling interactions and signal processing capabilities.

4.3.5.1 User-Defined LEDs

The AXE5-GoldenEagle board integrates four RGB LEDs directly connected to the FPGA, offering extensive user control over colours and illumination. Furthermore, there are two green user-controllable LEDs linked to the HPS, providing additional visual indicators. Each LED is individually addressable, offering precise control and illumination options, thereby enabling diverse applications and customizable visual feedback within the Agilex 5 SoC FPGA applications.




Figure 4-18 : LED Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
LED0R	PIN_CK125	Output	Red colour of D1 LED	3.3-V LVCMOS
LED0G	PIN_CK134	Output	Green colour of D1 LED	3.3-V LVCMOS
LED0B	PIN_BR118	Output	Blue colour of D1 LED	3.3-V LVCMOS
LED1R	PIN_CF118	Output	Red colour of D2 LED	3.3-V LVCMOS
LED1G	PIN_BW118	Output	Green colour of D2 LED	3.3-V LVCMOS
LED1B	PIN_CA118	Output	Blue colour of D2 LED	3.3-V LVCMOS
LED2R	PIN_CL128	Output	Red colour of D3 LED	3.3-V LVCMOS
LED2G	PIN_CK128	Output	Green colour of D3 LED	3.3-V LVCMOS
LED2B	PIN_CL130	Output	Blue colour of D3 LED	3.3-V LVCMOS
LED3R	PIN_CF121	Output	Red colour of D4 LED	3.3-V LVCMOS
LED3G	PIN_CH132	Output	Green colour of D4 LED	3.3-V LVCMOS
LED3B	PIN_CG135	Output	Blue colour of D4 LED	3.3-V LVCMOS
GPIO_LED0	PIN_R134	Output	HPS GPIO0_IO6 LED	1.8-V LVCMOS
GPIO_LED1	PIN_AG115	Output	HPS GPIO0_IO7 LED	1.8-V LVCMOS

4.3.5.2 User Buttons

The AXE5-GoldenEagle board has seven push buttons connected to the SoC FPGA that allows user to interact with the Agilex 5 device. The buttons have different functions:

- 2 buttons connected to the HPS as user-defined push buttons
- 2 buttons connected to the FPGA as user-defined push buttons
- 1 button dedicated to HPS reset
- 1 button dedicated to FPGA reset
- 1 button for reconfiguration FPGA purpose




Figure 4-19 : Push-Button Connections

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
HPS_PB0	PIN_N135	Input	HPS user button (GPIO_IO8)	1.8-V
HPS_PB1	PIN_AK120	Input	HPS user button (GPIO_IO9)	1.8-V
FPGA_PB2	PIN_B56	Input	FPGA user button	Adjustable**
FPGA_PB3	PIN_A60	Input	FPGA user button	Adjustable**
RST	PIN_A23	Input	FPGA reset	3.3-V LVCMOS
HPSRST	PIN_CH109	Input	HPS reset	1.8-V
NCONFIG	PIN_BU99	Input	nCONFIG trigger	1.8-V

² CRUVI_VADJ_T selects 1.2V or 1.3V VCCIO depending on Dip Switch S10.B

4.3.5.3 User DIP Switches

The AXE5-GoldenEagle has 4 User DIP switches. Two of them are connected to HPS GPIO pins, and two are connected to the FPGA.

The S13 DIP switch is a user-configurable input, allowing for various static variable inputs to be defined by the user for custom application configurations.

Switch	Board Label	FPGA Pin No.	Function	I/O Std	Default Position
1	SW0	PIN_N134	DIPSW0 HPS user input	1.8-V	OFF
2	SW1	PIN_U135	DIPSW1 HPS user input	1.8-V	OFF
3	SW2	PIN_CL54	DIPSW2 FPGA user input	Adjustable*	OFF
4	SW3	PIN_CK63	DIPSW3 FPGA user input	Adjustable*	OFF

* "1.2V True Differential Signalling" or "1.3V True Differential Signalling". Depending on FMC_ADJ_SEL setting (S10.4).




Figure 4-20 : User DIP Switches

4.4 Power Distribution System

The AXE5-GoldenEagle development kit relies on a comprehensive power distribution system to efficiently manage power delivery to its components. This system ensures a coordinated flow of power, overseeing critical functions such as power sequencing, thermal protection, and the hierarchical power tree structure. These functionalities collectively ensure optimal performance and reliability across the AXE5-GoldenEagle board operations.

4.4.1 Power Tree

The AXE5-GoldenEagle is designed with a flexible power system that accommodates multiple power source options, including PCIe connectors and standalone power inputs. Employing diverse configurations with compact, small-footprinted power modules ensures reliable power delivery to the board and the connected mezzanine cards.

The following figure below shows the power tree structure on the AXE5-GoldenEagle development board.




Figure 4-21 : Power Tree Structure

4.4.2 Power Sequencing

Altera Agilex 5 SoC FPGA requires power-up sequencing. The AXE5-GoldenEagle power system organizes power rails into power groups and enables them in the appropriate sequence for the Agilex 5 device.




Figure 4-22 : Power Sequence

4.4.3 Thermal Protection

The AXE5-GoldenEagle board is equipped with a heatsink and cooling fan to manage the Agilex 5 device power dissipation, and it is designed to operate in a typical laboratory environment with an ambient temperature of approximately 25 °C. However, the cooling system interfaces with the Agilex 5 device, allowing for parameterization based on application-specific needs and requirements.

The board is equipped not only with internal temperature diodes within various components, but also with separate, standalone temperature sensors. These sensors continuously monitor ambient temperatures and directly interface with the cooling system in addition to the FPGA.

U56 Temp Sensor is on the bottom layer of the board opposite the Power Supply Area.




Figure 4-23 : Board Temperature Sensor Locations




Figure 4-24 : Cooling Solution

Board Reference	FPGA Pin No.	Pin Func.	Description	I/O Std
FAN_ALERT	PIN_A39	Bidir	ALERT input of fan controller	3.3-V LVCMOS
FAN_FF_FS	PIN_B35	Bidir	Fan-Failure Output and Full-Speed Input of fan controller	3.3-V LVCMOS
FAN_SHDN	PIN_CF121	Input	Shutdown output for over temperature	3.3-V LVCMOS
FPGA_TEMP_P	PIN_BE100	Input	Temperature Sensing Diode	1.8-V LVCMOS
FPGA_TEMP_N	PIN_BF100			
I2C0_SDA	PIN_U134	Bidir	Serial Data Line of I2C0	1.8-V LVCMOS
I2C0_SCL	PIN_AL120	Bidir	Serial Clock Line of I2C0	1.8-V LVCMOS

For detailed information about the I²C connection, please refer to the [I²C Structure](#) section.

5 Appendix

5.1 Revision History

Version	Change Log	Date of Change
V0.3	Preliminary Version release	02/09/2024
V0.4	Updated Version	02/29/2024
V0.5	Updated Version	03/22/2024
V0.6	Updated Version	04/26/2024
V1.0	Final Version (not published)	06/05/2024
V1.1	Updated rev3 PCB changes, removed Tutorials	06/07/2024
V1.3	Added Bookmarks	11/15/2024
V1.4	Formatting fixes	04/10/2025

5.2 Legal Disclaimer

ARROW ELECTRONICS

EVALUATION BOARD LICENSE AGREEMENT

By using this evaluation board or kit (together with all related software, firmware, components, and documentation provided by Arrow, "Evaluation Board"), You ("You") are agreeing to be bound by the terms and conditions of this Evaluation Board License Agreement ("Agreement"). Do not use the Evaluation Board until You have read and agreed to this Agreement. Your use of the Evaluation Board constitutes Your acceptance of this Agreement.

PURPOSE

The purpose of this evaluation board is solely intended for evaluation purposes. Any use of the Board beyond these purposes is on your own risk. Furthermore, according the applicable law, the offering Arrow entity explicitly does not warrant, guarantee or provide any remedies to you with regard to the board.

LICENSE

Arrow grants You a non-exclusive, limited right to use the enclosed Evaluation Board offering limited features only for Your evaluation and testing purposes in a research and development setting. Usage in a live environment is prohibited. The Evaluation Board shall not be, in any case, directly or indirectly assembled as a part in any production of Yours as it is solely developed to serve evaluation purposes and has no direct function and is not a finished product.

EVALUATION BOARD STATUS

The Evaluation Board offers limited features allowing You only to evaluate and test purposes. The Evaluation Board is not intended for consumer or household use. You are not authorized to use the Evaluation Board in any production system, and it may not be offered for sale or lease, or sold, leased or otherwise distributed for commercial purposes.

OWNERSHIP AND COPYRIGHT

Title to the Evaluation Board remains with Arrow and/or its licensors. This Agreement does not involve any transfer of Alteralectual property rights ("IPR) for evaluation board. You may not remove any copyright or other proprietary rights notices without prior written authorization from Arrow or it licensors.

RESTRICTIONS AND WARNINGS

Before You handle or use the Evaluation Board, You shall comply with all such warnings and other instructions and employ reasonable safety precautions in using the Evaluation Board. Failure to do so may result in death, personal injury, or property damage.

You shall not use the Evaluation Board in any safety critical or functional safety testing, including but not limited to testing of life supporting, military or nuclear applications. Arrow expressly disclaims any responsibility for such usage which shall be made at Your sole risk.

WARRANTY

Arrow warrants that it has the right to provide the evaluation board to you. This warranty is provided by Arrow in lieu of all other warranties, written or oral, statutory, express or implied, including any warranty as to merchantability, non-infringement, fitness for any particular purpose, or uninterrupted or error-free operation, all of which are expressly disclaimed. The evaluation board is provided "as is" without any other rights or warranties, directly or indirectly.

You warrant to Arrow that the evaluation board is used only by electronics experts who understand the dangers of handling and using such items, you assume all responsibility and liability for any improper or unsafe handling or use of the evaluation board by you, your employees, affiliates, contractors, and designees.

LIMITATION OF LIABILITIES

In no event shall Arrow be liable to you, whether in contract, tort (including negligence), strict liability, or any other legal theory, for any direct, indirect, special, consequential, incidental, punitive, or exemplary damages with respect to any matters relating to this agreement. In no event shall arrow's liability arising out of this agreement in the aggregate exceed the amount paid by you under this agreement for the purchase of the evaluation board.

IDENTIFICATION

You shall, at Your expense, defend Arrow and its Affiliates and Licensors against a claim or action brought by a third party for infringement or misappropriation of any patent, copyright, trade secret or other Alteraectual property right of a third party to the extent

resulting from (1) Your combination of the Evaluation Board with any other component, system, software, or firmware, (2) Your modification of the Evaluation Board, or (3) Your use of the Evaluation Board in a manner not permitted under this Agreement. You shall indemnify Arrow and its Affiliates and Licensors against and pay any resulting costs and damages finally awarded against Arrow and its Affiliates and Licensors or agreed to in any settlement, provided that You have sole control of the defense and settlement of the claim or action, and Arrow cooperates in the defense and furnishes all related evidence under its control at Your expense. Arrow will be entitled to participate in the defense of such claim or action and to employ counsel at its own expense.

RECYCLING

The Evaluation Board is not to be disposed as an urban waste. At the end of its life cycle, differentiated waste collection must be followed, as stated in the directive 2002/96/EC. In all the countries belonging to the European Union (EU Dir. 2002/96/EC) and those following differentiated recycling, the Evaluation Board is subject to differentiated recycling at the end of its life cycle, therefore: It is forbidden to dispose the Evaluation Board as an undifferentiated waste or with other domestic wastes. Consult the local authorities for more information on the proper disposal channels. An incorrect Evaluation Board disposal may cause damage to the environment and is punishable by the law.